



Single-chip Solution for Capacitance Measurement Volume 1: General Data and Front-end Description

May 29, 2014, Version 1.6 Document-No: DB_PCapØ2A_Vol1_en.pdf



Published by acam-messelectronic qmbh

©acam-messelectronic gmbh 2014

Limitation of Liability/ Warranty/ Copyright

The information and data contained in this document are believed to be accurate and reliable, acam assumes no liability for errors and gives no warranty representation or quarantee regarding the suitability of its products for any particular purpose due to these specifications. Any information and data which may be provided in the document can and do vary in different applications, and actual performance may vary over time. All operating parameters must be validated for each customer application by customers' technical experts.

The information contained therein may be protected by copyright, patent, trademark and/or other intellectual property rights of acam. acam does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

acam reserves the right to review this document and to make changes to the document's content at any time without obligation to notify any person or entity of such revision or changes. "Preliminary" product information describes a product which is not in full production so that full information about the product is not available yet.

Do not use our products in life-supporting systems, aviation and aerospace applications! Unless explicitly agreed to otherwise in writing between the parties, acam' products are not designed, intended or authorized for use as components in systems intended for surgical implants into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death could occur.

No part of this publication may be reproduced, photocopied, stored on a retrieval system or transmitted without the express written consent of acam.

All rights not expressly granted remain reserved by acam. **JEAM**, **PICO**STRAIN, **PICO**CAP and FICOTURN are registered trademarks of acam. All other brand and product names in this document are trademarks or service marks of their respective owners.

Support / Contact

For a complete listing of Direct Sales, Distributor and Sales Representative contacts, visit the acam web site at:

http://www.acam.de/sales/distributors/

For technical support you can contact the acam support team in the headquarters in Germany or the Distributor in your country. The contact details of acam in Germany are:

support@acam.de or by phone

+49-7244-74190.



Content

1 Ov	erview	1-1
1.1	Features	1-1
1.2	Applications	1-2
1.3	Blockdiagram	1-2
2 Ch	aracteristics & Specifications	2-1
2.1	Electrical Characteristics	2-1
2.2	CDC Precision	2-2
2.3	RDC Precision	2-3
2.4	Oscillators	2-4
2.5	Power Consumption	2-1
2.6	Package Information	2-2
2.7	QFN Packages	2-4
3 Co	nverter Frontend	3-1
3.1	CDC, Capacitance-to-Digital Converter	3-1
3.2	CDC Compensation Options	3-7
3.3	CDC Important Parameters	3-9
3.4	RDC Resistance-to-Digital Converter	3-12
3.5	RDC Important Parameters	3-15
4 Int	erfaces (Serial & PDM/PWM)	4-1
4.1	Serial Interfaces	4-1
4.2	I ² C Compatible Interface	4-2
4.3	SPI interface	4-3
4.4	Special Timings	4-5
4.5	OTP Timings	4-7
4.6	GPIO and PDM/PWM	4-10
4.7	Interfaces Parameters	4-15
5 Co	nfiguration & Read Registers	5-1
5.1	Configuration registers	5-1
5.2	Configuration Registers in Detail	5-4
5.3	Oscillator Configuration	5-20
5.4	Low Battery Detection (LBD)	5-21
5.5	Read Registers	5-22
6 DS	SP & Memory	6-1
6.1	Memory Map	6-2
6.2	Memory Management	6-3
6.3	Getting started	6-5

PCapØ2A

7	Mis	cellaneous	7-1
7	.1	Bug Report	7-1
7	.2	I ² C Bug with POR directly after rd/wr OTP/SRAM	7-1
7	.3	Limitation of Parameter2	7-1
7	4	History	7-2



1 Overview

PCapØ2Y is a capacitance-to-digital converter (CDC) with integrated digital signal processor (DSP) for on-chip data post-processing. Its front end is based on acam's patented PICDCAP® principle. This conversion principle offers outstanding flexibility with respect to power consumption, resolution and speed. This datasheet describes PCapØ2A, in its basic converter functionality. The DSP description is reduced to the standard firmware that calculates pure capacitance ratios. A detailed DSP and memory description is given in datasheet volume 2. PCapØ2 can be used for single and differential sensors in grounded and floating application. Compensation of internal and external stray capacitance is implemented as well as for parallel resistance. Additionally, the temperature can be measured by means of internal thermistors or external sensors.

1.1 Features

- Digital measuring principle in CMOS technology
- Up to 8 capacitances in grounded mode
- Up to 4 capacitances in floating mode (potential- free and with zero bias voltage)
- Integrated reference capacitance 1 pF to 31 pF
- Integrated discharge resistors up to 1 M0hm
- Compensation of internal (grounded) and external parasitic capacities (floating)
- Pre-charge option for slow charging
- Self-test capability for differential sensors
- High resolution: up to 15 aF at 2.5 Hz and 10 pF base capacitance or, 17 bit resolution at 5 Hz with 100 pF base capacitance and 10 pF excitation
- High measurement rate: up to 500 kHz
- Extremely low current consumption possible: Down to 2.5 μA at 2.5 Hz with 13.1 bit resolution
- High stability with temperature, low offset drift (down to 20 aF per Kelvin), low gain drift when all compensation options are activated.

- Dedicated ports for precision temperature measurement (with Pt1000 sensors, the resolution is 0.005 K)
- Serial interface (SPI or IIC compatible)
- Two 10/12/14/16 bit PDM/PWM outputs for analog interfaces
- Self-boot capability
- Single power supply (2.1 to 3.6 V), integrated 1.8 V regulator for improved PSRR.
- Integrated voltage measurement
- No need for a clock
- RISC processor core using Harvard architecture:
- 128 x 48/24 bit RAM Data (80x48 free)
- 4k x 8 bit SRAM program memory for high-speed operation (40 to 85 MHz)
- 4k (+4k for ECC)x 8 bit OTP (one-time programmable) program memory for normal speed operation (up to 40 MHz)
- 128 byte EEPROM for calibration data and user data (serial number etc.)




1.2 Applications

- Humidity sensors
- Position sensors
- Pressure sensors
- Force sensors
- Acceleration sensors
- Inclination sensors

- Tilt sensors
- Angle sensors
- Wireless applications
- Level sensors
- Microphones
- MEMS sensors

1.3 Blockdiagram

Figure 1-1 Blockdiagram





2 Characteristics & Specifications

2.1 Electrical Characteristics

2.1.1 Absolute Maximum Ratings

Supply voltage V_{DD} -to-GND - 0.3 to 4.0 V

Storage temperature Tstg - 55 to 150 °C

ESD rating (HBM), each pin > 2 kV

Junction temperature (Tj) max. 125 °C

OTP Data Retention Period 10 years at 95 °C temperature

EEPROM Data Retention Period 10 years at 95 °C temperature

2.1.2 Recommended Operating Conditions

Table 2-1 Operating conditions

Quantity	Symbol	Remarks	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}		2.1		3.6	V
Digital port voltage	Vio_digital	Relative to ground	- 0.6	3.3	V _{DD} +0.6 ≤ 3.6	V
Digital ports switching level		HIGH → LOW LOW → HIGH		0.3 * V _{DD} 0.7 * V _{DD}		
Analog port voltage	Vio_analog		- 0.6		V _{DD} +0.6 ≤ 3.6	V
OTP Programming voltage	Vотр	Between "VPP_OTP" port and ground. Do not expose other ports to programming voltage.		6.5	7.0	V
SPI bus frequency	f _{SPI-bus}	Clock frequency for the 4- wire SPI bus operation	0		20	MHz
I ² C bus frequency		Speed (data rate) of the 2-wire I ² C bus operation	0		100	kHz
OTP Bit hold time		Bit hold time for OTP write	30		500	μs
GPIO input rise time		Rise time of the input signal put to general-purpose I/O			500	ns
GPIO output rise time		Rise time of the output signal from a general-purpose I/O		6	t.b.d.	ns
CDC discharge time		MR1	0		40	μs



RDC discharge			0	100	μs
time					
Junction	Tj	Junction temperature	- 40	+ 125	°C
Temperature		must not exceed +125 °C			
Ambient	Ta	At VDD = $2.4V - / + 0.3V$	- 40	+ 125	°C
Temperature					

2.2 CDC Precision

2.2.1 RMS Noise and Resolution vs. Output Data Rate

Table 2-2 Typical capacitive noise & resolution vs. output data rate, 10 pF base + 1 pF span, fast settle, MR1, V = 3.0 V

Output Data	FLOATING Fully comp	ensated		GROUNDED Internally compensated			
Rate [Hz]	RMS Noise [aF]	Eff. Resolu- tion 10 pF base [Bits]	Eff. Resolution 1 pF span [Bits]	RMS Noise [aF]	Eff. Resolu- tion 10 pF base [Bits]	Eff. Resolution 1 pF span [Bits]	
2.5	15	19.3	16.0				
5	23	18.7	15.4	15	19.3	16.0	
10	35	18.1	14.8	23	18.7	15.4	
25	48	17.7	14.4	50	17.6	14.3	
100	134	16.2	12.9	81	16.9	13.6	
250	172	15.8	12.5	116	16.4	13.1	
1,000	330	14.9	11.6	147	16.0	12.7	
2,000	438	14.5	11.2	230	15.4	12.1	
4,000	603	14.0	10.7	327	14.9	11.6	
10,000	838	13.5	10.2	566	14.1	10.8	
25,000				817	13.6	10.3	

The table gives the root mean-square (RMS) noise in aF as a function of output data rate in Hz, measured at 3.0 V supply voltage using the maximum possible sample size for inchip averaging at the minimum possible cycle time. Bit values are calculated as a binary logarithm of noise over the span (BITs = $\ln(\text{span/noise})/\ln(2)$). The measurements have been done with the PCapØ2 evaluation board, with fixed COG ceramic capacitors.

Both, sensor and reference are connected "floating" or "grounded", as indicated. When floating, compensation mechanisms for both internal and external stray capacitances are activated, when grounded, internal ones only.



2.2.2 RMS Noise vs. Supply Voltage

Figure x RMS Noise vs. Supply Voltage - to follow

Note: Buffer capacitors of sufficient capacitance are mandatory for good measurement quality. We recommend to use minimum 10 μF COG for VDD33 and 4.7 μF for VDD18_OUT.

2.2.3 Voltage-Dependent Offset and Gain Error (PSRR)

Figure x Gain Error in % vs. Supply Voltage (Power Supply Rejection Ratio) - to follow

2.2.4 Temperature-Dependent Offset and Gain Error

Values typical at 3V:

Gain drift: 10 ppm / K Offset drift: 20 aF / K

Gain and offset drift have been determined with a 10 pF base capacitance (COG), both reference and sensor, connected in floating mode. Temperature range was from -20°C to +60°C.

2.3 RDC Precision

Table 2-3 Thermoresistive coefficients Tk at 20 °C

Material	Tk
Internal poly-silicon reference	-1.1 ppm/K
Internal aluminum thermistor	2830 ppm/K
External PT1000 sensor	3830 ppm/K

Table 2-4 Noise with internal AI/PolySi at 20 °C

Measurement	R2/Rref typ.	RMS noise	Typical RMS noise (*)
Conditions		R2/Rref	Temperature
No averaging, 2 fake	0.825	50 ppm	25 mK
measurements			
16-fold averaging, 8	0.823	10 ppm	5 mK
fake measurements			

^(*) after linearization in post-processing software

Linearity error internal temperature sensor: typ. 100mK



2.4 Oscillators

2.4.1 Internal RC-Oscillator

The integrated RC-Oscillator can be set in the range between 10 kHz and 200 kHz, in which 50 kHz is the standard setting (see Register 3 description) and section 5.3.

The nominal frequency e.g. 50 kHz has a standard deviation of +/-20 % over parts.

More than that, the internal oscillator depends on voltage and temperature.

2.4.2 External Oscillators

Alternatively, the PCapØ2 can be operated with a precise and stable clock by applying an external 32.768 kHz quartz oscillator. Further, the PDM outputs provide a precise frequency-modulated signal for a measured value (e.g., humidity or pressure). The frequency range is set by the offset and slope in the parameter registers.

32,768 kHz 22pF 22pF

Figure 2-1

Configuration:

$OX_CLK32KHZ_EN = 1$	Register 3, Bit[1]	
$OX_DIS = 1$	Register 4, Bit[7]	(disable the OX clock)
$OX_AMP_TRIM = O$	Register 4, Bit[6]	(only relevant for 4 MHz)
OHF_CLK_SEL = 4	Register 6, Bit[2:0]	(external OX)
OX_AUTOSTOP_DIS = 1	Register 4, Bit[4]	
OX RIIN = 1	Register 4 Bit(2:01	(nermanent)

It is also possible to provide an external low-frequency square wave clock signal at the OXOUT pin (3.6 V max.). Pin OXIN has to be connected to GND.

External 32kHz

Figure 2-2



2.5 Power Consumption

Table 2-5 Total current I $[\mu A]$ as a function of conversion rate (CONV_TIME) and resolution (C_AVRG) in triggered mode

OLF	CONV_	Measure	Ι [μΑ]					
Freq.	TIME	rate [Hz]		C_AV	RG (RMS i	resolution	[Bits])	
[kHz]			1	4	16	64	256	1024
			13.1	14.2	15.1	16.0	16.6	17.5
50	10000	2.5	2.5	2.7	2.9	3.9	8.5	33
50	2500	10	3.1	3.3	3.7	8.3	20	32
50	1250	20	3.9	5	7	15	26	
50	625	40	5.6	7	11	29		
50	250	100	11	13	24			
50	125	200	19	27				
50	50	500	43	57				
50	25	1000	84					
50	12	2080	172					
200	24	4160	348					
200	12	9320	689					

Temperature measurement in addition to capacitive measurement will add between 2 and 10 μ A approximately, depending on speed. Total consumption values below 30 μ A may be obtained only when driving the on-chip 1.8 volts core supply generator in an energy-saving mode; ultimate microampere savings also demand to slow down the DSP.



2.6 Package Information

2.6.1 Dice - Pad Layout

Die dimensions: 2.01 mm x 2.01 mm with pad pitch 120 μ m, pad opening is 85 μ m x 85 μ m, Thickness 290 μ m.

Figure 2-3 Pad positions on die




Table 2-6 Pad description

Pad	Name	X-Pos(µm)	Y-Pos(µm)	Туре
1	PG3	44.5	1680.0	
2	GND	44.5	1560.0	
3	VDD18_out	44.5	1440.0	
4	PC6	44.5	1320.0	
5	PC7	44.5	1200.0	
6	PT1	44.5	1080.0	
7	PG5a	44.5	960.0	
8	VDD33	44.5	840.0	
9	PTO	44.5	720.0	
10	PT2REF	44.5	600.0	
11	PTAL	no pad	no pad	
12	PTSI	no pad	no pad	
13	PTOUT	44.5	240.0	
14	GND	270.0	44.5	
15	VDD18	390.0	44.5	
16	XIN	510.0	44.5	_
17	n.c.	no pad	no pad	




Pad	Name	X-Pos(µm)	Y-Pos(µm)	Туре
18	XOUT	750.0	44.5	
19	PG4	870.0	44.5	
20	PG5	990.0	44.5	
21	TESTO	1170.0	44.5	
22	TEST1	1290.0	44.5	
23	TEST2	1410.0	44.5	
24	TEST3	1530.0	44.5	
25	VDD33	1650.0	44.5	
26	PG2	1770.0	44.5	
27	VPP_OTP	1965.5	240.0	
28	GND	1965.5	360.0	
29	VDD33	1965.5	480.0	
30	VDD18	1965.5	600.0	
31	GND	1965.5	720.0	
32	MOSI_SDA	1965.5	840.0	
33	TEST4	1965.5	960.0	
34	INTN	1965.5	1080.0	
35	TEST5	1965.5	1200.0	
36	SCK_SCL	1965.5	1320.0	
37	SSN_PGO	1965.5	1440.0	
38	GND	1965.5	1560.0	
39	MISO_PG1	1965.5	1680.0	
40	IIC_EN	1770.0	1965.5	
41	TEST6	1650.0	1965.5	
42	VDD18	1530.0	1965.5	
43	PCAUX	1350.0	1965.5	
44	PCO	1230.0	1965.5	
45	PC1	1110.0	1965.5	
46	PC2	990.0	1965.5	
47	PC3	870.0	1965.5	
48	TTES7	750.0	1965.5	
49	PC4	630.0	1965.5	
50	PC5	510.0	1965.5	
51	TEST8	390.0	1965.5	
52	GND	270.0	1965.5	




2.7 QFN Packages

Figure 2-4 QFN32 package dimensions



Dimensioning and tolerances acc. to ASME Y14.5M-1994

Landing pattern (dimensions in [mm]):



Caution: Center pad is internally connected to GND. No wires other than GND are allowed underneath.

It is recommended to not use the center pad. Too much solder paste could reduce solder quality.

Suitable socket:

e.g. Plastronics 32QN50S15050D

Thermal resistance: Roughly 28 K/W (value just for reference).

Environmental: The package is RoHS compliant and does not contain any critical materials according to REACH regulation (EG) No. 1907/2006.


Moisture Sensitive Level (MSL): Based on JEDEC 020 Moisture Sensitivity Level definition the PCapØ2 is classified as MSL 3.



Soldering Temperature Profile


The temperature profile for infrared reflow furnace (in which the temperature is the resin's surface temperature) should be maintained within the range described below.

Figure 2-8: Soldering profile



2.7.1 Pin-Out QFN32

Figure 2-5 QFN32 Pin-out



The center pad on the bottom of the QFN package is internally connected to GND.

Connecting to ground on the PCB is not mandatory, and for reliable soldering it should not be connected.



2.7.3 Pin/Pad Assignment


Table 2-7 Pin Description

Pin	Description	Comment	Pin#
PG3	General purpose I/O port		1
VDD18_out			2
PC6	Capacitance port		3
PC7	Capacitance port		4
PT1	Resistance port (temperature sensor)		5
VDD33			6
PTO	Resistance port (temperature sensor)		7
PT2REF	Resistance port (temp. sensor, refer.)		8
PTOUT	Port to connect 10 nF discharge		9
	capacitor for resistance measurement		
VDD18			10
OXIN	Oscillator port		11
OXOUT	Oscillator port		12
PG4	General purpose I/O port		13
PG5	General purpose I/O port		14
PG2	General purpose I/O port		15
GND			16
VPP_OTP			17
VDD33			18
MOSI_SDA	Master out/Slave in when SPI is used.		19
	Otherwise, Serial data out for IIC		
INTN	Interrupt, Low active		20
SCK_SCL	Serial clock for SPI/IIC		21
SSN_PGO	Serial Select Line (Serial reset).		22
	Otherwise, general purpose I/O port		
MISO_PG1	Master in/Slave out when SPI is used.		23
	Otherwise, general purpose I/O port		
IIC_EN_	O = SPI enable, 1 = IIC enable		24
VDD18			25
PCAUX	Capacitance port		26
PCO	Capacitance measurement port		27
PC1	Capacitance measurement port		28
PC2	Capacitance measurement port		29
PC3	Capacitance measurement port		30
PC4	Capacitance measurement port		31
PC5	Capacitance measurement port		32



2.7.4 Typical Schematics

Figure 2-6 Typical schematics, I²C interface, internal references.







3 Converter Frontend

The device uses "discharge time measurement" as a principle for measuring either capacitance (CDC unit) or resistance (RDC unit). It addresses all ports (PC...,PT...) in time multiplex, CDC and RDC measurements possibly running in parallel. The time measurement is done by means of a high-resolution TDC (time-to-digital converter).

3.1 CDC, Capacitance-to-Digital Converter

3.1.1 Measuring Principle

In PCapØ2 capacitance measurement is done by measuring discharge times of RC-networks. The measurements are radiometric. This means the capacitors are compared to a fixed reference or, like in differential sensors, to capacitors with change in opposite direction. Thanks to the short time intervals and special compensation methods, the ratio of discharge times is directly proportional to the ratio of capacitors. The discharge time is defined by the capacitor and the selected discharge resistor.

$$\frac{\tau_N}{\tau_{ref}} = \frac{C_N}{C_{ref}} \qquad \qquad \tau = k * R * C$$


3.1.2 Connecting Sensors

PCapØ2 can handle single and differential sensors in grounded or floating connection.

Additionally to the known PCapØ1 options, PCapØ2 has integrated reference capacitors.

Those can be used with single sensors. They are programmable in a range from 1 to 31pF in steps of 1 pF.

Figure 3-1 Connecting sensors






3.1.3 Discharge Resistors

The PCapØ2A has two sets of discharge resistors already integrated. One resistor set (10k, 30k, 90k, 180k, 1000k) is for measurements on port PCO to PC3 and the internal reference ports PC8 and PC9. The other resistor set (10k, 30k, 90k, 180k) is for ports PC4 to PC7. This way, it is possible to measure different sensors with strongly deviated capacitance like pressure and humidity with one and the same chip. The resistors are selected by parameters RCHG_xxx.

Figure 3-2 Integrated discharge resistors



Some applications like humidity sensors may demand a very slow discharge. For this reason the 1 MOhm discharge resistor is integrated. It is selected by RDCHG_1MEG_EN.


For big capacitances there is the possibility to use an external discharge resistor.

3.1.4 Cycle

In PCapØ2 the measuring principle was greatly improved by introducing a pre-charge phase. In the very first step, the capacitor is charged up via a series resistor to a level close to Vdd. The resistor reduces the charge current and reduces the mechanical stress on the sensing capacitor. This can be necessary in some MEMS applications. In a second step, the capacitor is charged up finally to Vdd without a series resistor. Then, in the third step, the capacitor is discharged via the discharge resistor down to OV. The CDC measures the time interval until a trigger level is reached. All this is called a single "cycle".




Figure 3-3 Single Cycle Timing



In applications that don't need the slow charge up but high conversion rate, it is possible to disable the pre-charge option and to start charge up directly without any series resistor.


Figure 3-4 Single Cycle, fast charge



In both cases the capacitors are discharged for the full discharge time period and then connected to GND.

Finally, there is an option to operate the chip in PCapØ1 compatible mode. This means, as soon as the trigger level of the discharge time measurement is reached, the current port is immediately connected to GND and the next port will be charged up to Vdd.

Figure 3-5 Single Cycle, PCapØ1compatible





3.1.5 Sequence


A "sequence" is made of a set of cycles, namely those for the various active ports as well as combinations of them as given by the compensation measurements. The number and kind of single cycles depends on the way of connecting the sensors, the number of capacitors and the selected compensation options.

For **grounded** sensors, the sequence starts always with PCO (reference) and then one or more of the other 7 ports. Normally, internal compensation is activated. So the sequence ends with the measurement C_{int} of the internal stray capacitance/delays. For compensating internal parasitic capacitance and the comparator delay the CDC measures the discharge time with all ports being off (C_{int}).

For compensating parallel resistances to the capacitors, the CDC measures the discharge time for each capacitor a second time.

The following figure shows the sequence for a grounded sensor with internal compensation and in case of parallel resistance compensation.

Figure 3-6 Sequence for 1 reference & 1 sensor in grounded connection, compensated for internal capacitance, and – one the right side – compensation for parallel resistances



For **floating** sensors, the sequence starts always with PCO/PC1 (reference), followed by one to three pairs of ports for the sensors. Normally, full compensation (internal and external) is activated.

For compensation of external parasitic capacitances the CDC makes a measurement for each capacitor with both ports being opened. So, for each capacitor 3 measurements are made, e.g. PCO, PC1 and PCO+PC1. In case of parallel-resistance compensation there are 5 measurements for each capacitor. The sequence ends with the internal compensation measurement C_{int}. The following figures show the sequence for 1 floating sensor with full compensation.



Figure 3-7 Sequence for 1 reference & 1 sensor in floating connection, fully compensated for parasitic capacitances






Figure 3-8 Sequence for 1 reference & 1 sensor in grounded connection, fully compensated for parasitic capacitances and for parallel resistances



3.1.6 Conversion

Finally, the combination of various sequences and delays in between the sequences define a single "conversion". At the end of a conversion the measurement results are ready for further processing and readout. The end of the conversion is indicated by flag to the DSP and also the RDC unit.

Figure 3-9 Cycle - Sequence - Conversion



A conversion is triggered from outside the CDC unit:

- By the conversion timer
- Pin triggered
- By the DSP
- By serial interface (opcode).




Once triggered, a conversion is automatically completed, including all fake measurements and all real measurements defined by sample size for averaging. The end of the conversion is indicated to the master (DSP, timer, µP).

The way conversions follow each other is described by four principal operating modes:

Single conversion, Stretched mode, Conversion timer triggered mode and Continuous mode.

Figure 3-10 Conversion trigger and succession



By setting Flag 1 in the PARA8 register, DSP_TRIG_CDC, the CDC can be triggered by the end of the DSP. This has to be implemented in the firmware and is already part in the standard firmware.

seq. 1

seq. 1




3.2 CDC Compensation Options

3.2.1 Internal Compensation

For the internal compensation measurement, both switches A1 and A0 are open. Only the internal parasitic capacitance and the comparator propagation delay will thus be measured.

It is recommended to have internal compensation active in any application.


Figure 3-11 Internal compensation measurement



3.2.2 External Compensation


With floating capacitors we have the additional option to compensate external parasitic capacitances against ground. On the PCB, the wire capacitance typically refers to ground. For long wires, it is recommended to use shields which should be grounded at their PCB side.

Figure 3-12 How to connect shielded cables for compensation of the external parasitic capacitances.



Three measurements are necessary for each capacitor in case of floating sensors; this is shown in Figure 3-13.

Figure 3-13 Floating capacitors, external compensation measurements, the three measurements that are made for each floating capacitor.





3.2.3 Parallel Resistance

In some applications the sensor might see a parallel resistance. This resistance is typically caused by dirt or condensation and is changing slowly. In PCapØ2A a compensation method is implemented to get rid of this.

3.2.4 Force Compensation & Self-test

For differential sensors, mainly MEMS, a force compensation method is available. In this mode the inactive electrode is connected to a dummy charge circuit and therefore always has a potential similar to that of the active electrode. The center electrode therefore is almost force free. Because the capacitances are different, the voltage is not the same upon reaching the trigger threshold, so there is a residual force.

This mode can be used for self-test, too. If force compensation is toggled, means measurements with and without compensation are made, then the force on the active electrode varies. The user should see an obvious difference between the measurement results with and without compensation. If not, then the sensor is most likely broken.

3.2.5 DC Balance

When driving floating sensors then the sensors' supply is typically DC free.

With parallel resistance compensation this symmetry would be broken. Therefore, PCapØ2 has the possibility to add dummy measurements so that even with parallel resistance compensation the sensors are operated DC free (set by C_DC_BALANCE).

In applications with grounded sensors the sensors can't be DC fee by principle.

3.2.6 Gain Correction

Comparable to classical A/D converters, the PCapØ2 shows a gain error. But in case of PCapØ2 the gain error is mainly given by internal parasitic capacitances and the propagation delay of the internal comparator. With internal compensation being active this delay is subtracted from the original measurement. The temperature drift can be approximated linearly and corrected mathematically just by a gain factor. In the standard firmware parameter 8 is reserved for the gain correction factor. The correction factor depends on the discharge time and therefore the RC combination. The firmware has to take this factor into account, like the cdc.h library does. The factor is stored in parameter register 7 as Gain_Corr. It has to be evaluated individually for every single application. E.g., with 22 pF and 30 kOhm the correction factor is 1.25.

Empirical method to find the right gain correction factor:



Replace the sensor with a temperature stable capacitor of the same size (ceramic COG) as your reference capacitor. (Therefore: quotient = 1, gain = 0). Set the gain correction factor to 1.0. Put the system (PCapØ2 on PCB) into a temperature chamber and measure the offset drift over temperature. Add an additional temperature stable capacitor to simulate your gain. Measure the gain drift. Increase the gain correction factor and measure the gain drift again. With a gain correction factor >1.0 the gain drift will decrease. If the gain correction factor is set too big then you will see a negative gain drift due to over compensation. The right gain correction factor is found, if the drift is reduced to what you measured at the initial offset drift measurement. Write back the new Gain Corr value into parameter 7 register.

3.3 CDC Important Parameters

3.3.1 Cycle clock

The basic period t_{cycle} that defines the cycle time can be derived from the low frequency oscillator or the high frequency oscillator. It is selected as in PCapØ1 by configuration parameters CY_CLK_SEL (register 11).

Table 3-1 Configure cycle clock, for details see register 11

CY_CLK_SEL	Cycle time base	
'b00	t _{cycle} = t _{OLF}	tolf = period low-frequency oscil.
'b10	$t_{\text{cycle}} = 4 *_{\text{tOHF}}$	toнғ = period high-frequency oscil.
'b11	t _{cycle} = t _{OHF}	toнғ = period high-frequency oscil.

3.3.2 Cycle time

The pre-charge, full-charge and discharge times of a single cycle are defined in multiples of toycle. Those are selected by:

Table 3-2 Configure cycle time, for detailsd see register 23-26

Reg.	Configuration Parameter	Description
25, 26	PRECHARGE_TIME	Time to charge via resistor for current limitation.
		O = no pre-charge phase
		1 to 1023: tprecharg = PRECHARGE_TIME*tcycle
27, 28	FULLCHARGE_TIME	Time for final charge without current limitation.
		O = no full-charge phase
		1 to 1023: $t_{fullcharge}$ = (FULLCHARGE_TIME + 2) \cdot t_{cycle}
23, 24	DISCHARGE_TIME	Time to discharge the capacitor.
		O = not allowed
		1 to 1023: $t_{discharge}$ = (DISCHARGE_TIME + 1) \cdot t_{cycle}



In case that PRECHARGE_TIME = FULLCHARGE_TIME = 0 the timing is similar to PCapØ1. Note: while in PCapØ1 the times are set in 2's complement, in PCapØ2 the times are set linearly and therefore can be set in finer steps.

3.3.3 Sequence

The length of a sequence depends on the kind and number of sensors, the selected compensation methods and the averaging sample size. The following parameters affect the sequence:

Table 3-3 Configure sequence, for details see registers 10 - 12

Reg.	Configuration	Description							
	Parameter								
12	C_PORT_EN	Bitwise enable of the capacitance ports PCO to PC7 O = Port disabled 1 = Port active							
10	C_REF_INT	Switches between external and internal reference capacitors. Can not be used with differential sensors. O = external, PCO or PCO & PC1 1 = internal, PC8 or PC8 & PC9							
10	C_DIFFERENTIAL	Switches between single and differential sensors O = single 1 = differential							
10	C_FLOATING	Switches between grounded and floating sensors O = grounded 1 = floating							
10	C_COMP_INT	Turns on compensation of internal capacitances/delays O = off 1 = on, recommended							
10	C_COMP_EXT	Turns on compensation of external parasitic capacitances. Available only with floating sensors. O = off 1 = on, recommended							
10	C_COMP_R	Turns on compensation of parallel resistances O = off 1 = on							
11	C_DC_BALANCE	Turns on an additional measurement for DC balance. Introduces one additional measurement per capacitor. Effective in modes other than single grounded. O = off 1 = on							
10	C_COMP_FORCE	Turns on force compensation for differential sensors O = off, inactive electrode HiZ 1 = on, inactive electrode connected to dummy charge							

3.3.4 Conversion

The duration of a full conversion has a lower limit given by the number of fake measurements, the averaging and eventually an inter-sequence delay:



Table 3-4 Configure conversion, for details see registers 13ff, 26

Reg.	Configuration Parameter	Description						
26	C_FAKE	Number of fake measurements (cycles with results being ignored) O = No dummy cycles 1 = 1 dummy cycle 15 = 15 dummy cycles						
13, 14	C_AVRG	Sample size for averaging within one conversion. O = 1 = no averaging 8191 = maximum sample size 1st configuration bank, set by DSP_SEL_CFG_BANK = 0						
15, 16	C_AVRG_ALT	Second sample size for averaging within one conversion. O = 1 = no averaging 8191 = maximum sample size 2 nd configuration bank, set by DSP_SEL_CFG_BANK = 1. The DSP may switch between C_AVRG and C_AVRG_ALT values to have two operating modes selected by software.						

The Start of the next conversion depends on the selection of the measurement trigger. In continuous mode the next conversion follows immediately the previous one. In stretched mode the time interval between two conversions is defined by the conversion timer. Finally, in single conversion mode or pin trigger mode the single conversions are started individually, by serial opcode, by DSP command or by a trigger at a pin. New in PCapØ2 is the possibility that the DSP can select between to configuration settings for averaging, trigger select and conversion timer. This way it can switch between e.g. a scan mode and a measurement mode.

Table 3-5 Configure conversion, for details see registers 17 - 24

Reg.	Configuration Parameter	Description
24	C_TRIG_SEL	First trigger selection for CDC trigger O = Off when CONV_TIMEx = O O = Stretched when CONV_TIMEx > O 1 = Continuous mode when CONV_TIMEx > O 1 = Single conversion when CONV_TIMEx = O 2 = Conversion timer triggered 3 = Pin triggered 1st configuration bank, set by DSP_SEL_CFG_BANK = O
24	C_TRIG_SEL_ALT	Second trigger selection for CDC trigger O = Off when CONV_TIMEx = O O = Streched when CONV_TIMEx > O 1 = Continuous mode when CONV_TIMEx > O



		1 = Single conversion when CONV_TIMEx = 02 = Conversion timer triggered 3 = Pin triggered 2 nd configuration bank, set by DSP_SEL_CFG_BANK = 1. The DSP may switch between C_TRIG_SEL and C_TRIG_SEL_ALT values to have two operating modes selected by software.
24	C_STARTONPIN	Selects the GPIO that triggers the CDC measurement
17,18, 19	CONV_TIME	Sets the conversion time in multiples of twice the period of the low-frequency clock. $t_{\text{conv}} = 2*\text{CONV_TIMEO*}t_{\text{ofl}}$ 1st configuration bank, set by DSP_SEL_CFG_BANK = 0
20,21, 23	CONV_TIME_ALT	Second setting for conversion time. $t_{conv} = 2*CONV_TIMEO*t_{ofl}$ $2^{nd} \ configuration \ bank, \ set \ by \ DSP_SEL_CFG_BANK = 1.$ The DSP may switch between CONV_TIME and CONV_TIME_ALT values to have two operating modes selected by software.

3.4 RDC Resistance-to-Digital Converter

3.4.1 Measuring Principle

In PCapØ2 resistance measurement is done by measuring discharge times. The measurements are ratiometric. This means the temperature-sensitive resistances are compared to fixed references. The ratio of discharge times is directly proportional to the ratio of capacitors. The discharge time is defined by the resistors and the load capacitance.

$$\frac{\tau_N}{\tau_{ref}} = \frac{R_\theta}{R_{ref}} \qquad \qquad \tau = k * R * C$$

3.4.2 Connecting Sensors

The chip device has two on-chip resistor elements for the measurement of temperature, an aluminum strip with TK \approx 2800 ppm/K as a sensor and a poly-silicon resistor with TK "close to zero" as a reference. In the range O°C to 100°C the aluminum sensor can be well approximated by a linear function of temperature.


As an alternative, it is possible to connect up to three external sensors. One of those can be used as external reference alternately. External and internal thermometers/reference may be mixed, e.g. an external PT1000 may be compared to the internal Poly-Si resistor.

In any case, it is mandatory to connect an external 10 nF capacitor, because the temperature measurement, too, is discharge time based. 10 µs discharge time are



sufficient. For the capacitor, COG ceramics yields best performance, while X7R material yields fair results.

Figure 3-14 Connecting temperature sensors




Note: The RDC measurement is based on a AC principle. So long cables with their parasitic capacitance and resistance will disturb and it is recommended to have short cables (≤ 0.5 m), ideally twisted and shielded.

3.4.3 Cycle & Conversion

In PCapØ2 the resistance measurement is now running in three phases, like in capacitance measurement: Precharge – Full charge – Discharge. The timing is based on the internal low-frequency oscillator (OLF). The duration of the three phases can be 1 or 2 periods of this reference. The conversion starts with 2 or 8 fake measurements to improve the stability of data. For each single conversion the averaging can be selected with sample size 1, 4, 8 or 16.

Figure 3-15 RDC conversion (R_AVRG = 1, Reference and sensor, 2 fake measurements)



3.4.4 Trigger

There are various possibilities to trigger a resistance measurement:

Serial Interface command, PIN or DSP



- CDC end of conversion
- Low-frequency oscillator (OLF)

For CDC and OLF options the RDC measure rate can be reduced by setting a divider (R_TRI_PREDIV).

In case of the CDC option there are three ways of how the DSP is triggered:

- Parallel: The CDC end of conversion triggers RDC and CDC in parallel
- Sequentially, synchronous: The DSP is triggered by the RDC end of conversion.
 Assuming that RDC rate is less than the CDC rate, the inactive RDC conversions are replaced by a delay.
- Sequentially, asynchronous: The DSP is triggered by the RDC end of conversion. If RDC rate is less than CDC rate the DSP is triggered directly from the CDC for inactive RDC conversions.



Figure 3-16 RDC Timing parallel mode

(R TRIG PREDIV = 3,R TRIG SEL = 3'b101, DSP START EN: CDC TRIG EN = 1, RDC TRIG EN = 0)




Figure 3-17 RDC Timing sequential, synchronous mode

(C_TRIG_SEL = 2, CONV_TIMER = 0, DSP_TRIG_CDC = 1, R_TRIG_PREDIV = 3, R_TRIG_SEL = 3'b110, DSP_START_EN: CDC_TRIG_EN = 0, RDC_TRIG_EN = 1)





Figure 3-18 RDC Timing sequential, asynchronous mode

(C_TRIG_SEL = 2, CONV_TIMER = 0, DSP_TRIG_CDC = 1, R_TRIG_PREDIV = 3, R_TRIG_SEL = 3'b101, DSP_START_EN: CDC_TRIG_EN = 0, RDC_TRIG_EN = 1)



3.5 RDC Important Parameters

3.5.1 Cycle Clock

The base frequency for the temperature measurement is the low frequency oscillator. By setting divider R_OLF_DIV the user can ensure that the period is $100\mu s$ or $80\mu s$. A further bit, R_CY, specifies whether 1 or 2 periods define the length of precharge phase and discharge phase.

Table 3-6 Configure cycle clock, see also register 35

OLF Frequency	R_OLF_DIV	tprecharge = tfullcharge = tdischarge							
		$R_CY = 0$	$R_CY = 1$						
10 kHz	1	100 μs	200 μs						
50 kHz	4	80 µs	160 µs						
100 kHz	8	80 µs	160 μs						
200 kHz	16	80 µs	160 µs						

Both parameters are set in register 35.



3.5.2 Sequence

The major settings for the sequence are the number of ports, the fakes, the reference averaging.

Table 3-7 Configure sequence, for details see registers 33, 34

Reg.	Configuration Parameter	Description
34	R_PORT_EN	Enable ports PTO, PT1, PT2REF
34	R_PORT_EN_IREF	Enable the internal reference resistor
34	R_PORT_EN_IMES	Enable the internal temperature sensor
34	R_REF_SEL	O = PT2REF is used for reference time (external) 1 = IREF is used for reference (internal)
34	R_3EXT_SEL	O = less than 3 external sensors + external reference 1 = 3 external sensors
32	R_AVRG	Set averaging for T measurement
33	R_FAKE	Set number of fake measurements

3.5.3 Conversion

Table 3-8 Configure conversion, for details see registers 29, 30

Reg.	Configuration Parameter	Description
29	R_TRIG_SEL	Selection of trigger source for RDC unit (1 st configuration bank, set by DSP_SEL_CFG_BANK = 0)
29	R_TRIG_SEL_ALT	Alternative selection of trigger source for RDC unit (2 nd configuration bank set by DSP_SEL_CFG_BANK = 1)
30,31, 32	R_TRIG_PREDIV	Predivider to set the RDC rate as fraction of the CDC rate but also to the OLF_CLK when OLF_CLK is selected as RDC Trigger
		O = 1 = RDC conversion with each CDC conversion
		2 = RDC conversion every second CDC conversion
		2^21
29	R_STARTONPIN	Start RDC conversion on pin trigger. Not recommended



4 Interfaces (Serial & PDM/PWM)

4.1 Serial Interfaces

Two types of serial interfaces are available for communication with a microcontroller and for programming the device: SPI and IIC. Only one interface is available at a time, selected by pin IIC_EN. On both interfaces the PCapØ2 can operate as slave only.

IIC_EN = GROUND	4-wire SPI interface General-purpose I/O pins PGO and PG1 are not available
IIC_EN = VDD	2-wire I ² C interface All general-purpose I/O pins are available

IIC EN may not be floating. If no controller interface is needed connect IIC EN to VDD.

Note:

Besides the case of reading the result registers, it is recommended to deactivate the converter for any communication to configuration registers, EEPROM, OTP or SRAM. This is done by setting the RunBit configuration register 77 to 'O'. After the communication process the RunBit needs to be set back to '1'.

4.1.1 Opcodes

Table 4-1 PCapØ2 Opcodes

Description	Ву	Byte2							Ву	te1	ByteO
Write to OTP	1	0	1	ad	d<1	2	.0>				data<70>
Read from OTP	0	0	1	ad	d<1	2	.0>				data<70>
Write to SRAM	1	0	0	1	ad	d<1	1	.0>			data<70>
Read from SRAM	0	0	0	1	ad	d<1	1	.0>			data<70>
Block write EEPROM	1	1	1	0	0	0	0	1	da	ta<70>	
Erase EEPROM	1	1	1	0	0	0	1	0	0	add<60>	[dummy byte]
Write configuration	1	1	0	0	0	0	0	0	0	add<60>	data<70>
Read result	0	1	0	0	0	0	0	0	0	add<60>	data<70>
Write EEPROM	1	1	1	0	0	0	0	0	0	add<60>	data<70>
Read EEPROM	0	1	1	0	0	0	0	0	0	add<60>	data<70>
Block erase EEPROM	1	1	1	0	0	0	1	1			
POR (Power-on Reset)	1	0	0	0	1	0	0	0			
Initialize	1	0	0	0	1	0	1	0			
CDC Start conversion	1	0	0	0	1	1	0	0			
RDC Start conversion	1	0	0	0	1	1	1	0			
Terminate write OTP	1	0	0	0	0	1	0	0			

All commands for write or read to memory or configuration / read registers may use explicit addressing or address auto-increment.



The serial interface is tested most easily by writing an arbitrary data to the SRAM and read this back.

4.2 I²C Compatible Interface

The present paragraph outlines the PCapØ2 device specific use of the I²C interface. The external I²C master begins the communication by creating a start condition, a falling edge on the SDA line while SCL is HIGH. It stops the communication by a stop condition, a rising edge on the SDA line while SCK is high. Data bits are transferred with the rising edge of SCK.

On I²C buses, every slave holds an individual 7-bit device address. This address has always to be sent as the first byte after the start condition, the eighth bit indicating the direction of the following data transfer (R=read=1 and W=write=0).


Address byte:

MSB							LSB
0	1	0	1	0	Α1	AO	R/W
fixed					variab	le	key

Default address: 40 (A1 = A0 = 0)

The address byte is followed by the opcode and eventually the payload. Each byte is followed by an acknowledge bit (= 0, when a slave acknowledges).

Figure 4-1 I²C principle sequence



4.2.1 I²C Write

During write transactions, the master alone sends data, the addressed slave just sends the acknowledge bits. The master first sends the slave address plus the write bit. Then it sends the PCapØ2 specific opcode including the register address in the slave. Finally it sends the payload ("Data").



Figure 4-2 I²C Write procedure; an example ("write 'hFF as a datum to the SRAM at address 'h147.)

					"Write RAM"			_	
S	I2C-Address + W	Α	Opcode + Write address	Α	Write address	Α	Data	Α	Р
S	0101000 0	0	'h 91	0	'h 47	0	'h FF	0	Р
		•	writ	e ac	dress 147	•			

4.2.2 I²C Read

During read transactions, the direction of communication has to be commuted. Therefore, the master creates again a start condition and sends the slave address plus the read bit to switch into read mode. Figure 4-6 shows an example with op code "read from SRAM".

Figure 4-3 I^2C Read example. "Read from SRAM address 'h147", we find 'hFF having been programmed before

											`	•
S	I2C-Address + W	Α	Opcode + Read address	Α	Read address	Α	S	I2C-Address + R	Α	Data	N	Р
S	0101000 0	0	'h 11	0	'h 47	0	S	0101000 1	0	'h FF	1	Р

After arrival of the first (or any) data byte, the master may either signal

- Not-Acknowledge = N = 1 to indicate "end read", "stop sending" to the slave, or
- Acknowledge = A = O to indicate "continue in automatic address-increment mode" and thus
 receive many bytes in a row. As one can see, automatic address increment is particularly
 useful and efficient with the I²C interface.

4.3 SPI interface

Clock Polarity, Clock Phase and Bit Order: The following choices are necessary for successful operation.

Table 4-2 SPI Clock Polarity, Clock Phase and Bit Order

SPI - Parameter	Description	Setting		
CPOL	Clock polarity	0		
СРНА	Clock phase	1		
Mode	SPI Mode	1		
DORD	Bit sequence order	O, MSB first		






Table 4-3 SPI timing parameters

Name	Symbol	VDD=2.2 V	VDD=3.0 V	VDD=3.6 V	Units
Serial clock frequency	fSPI-bus	10	17	20	MHz
Serial clock pulse width HI state	tpwh	50	30	25	ns
Serial clock pulse width LO state	tpwl	50	30	25	ns
SSN enable-to-valid latch	tsussn	10	8	7	ns
SSN pulse width between write cycles	tpwssn	50	30	25	ns
Data setup time prior to clock edge	tsud	7	6	5	ns
Data hold time after clock edge	thd	5	4	3	ns
Data valid after clock edge	tvd	40	26	16	ns




4.4 Special Timings

4.4.1 **EEPROM** Timings

Here we describe the necessary timing for communication with the EEPROM via serial interface. Only 1's can be written to the EEPROM. Therefore, it is necessary to erase the EEPROM cells before writing new data. EEPROM communication may use address auto-increment. In case of "Erase EEPROM" the incremental write is achieved by sending additional dummy bytes (e.g. 'hE2_03_00 will erase EEPROM cells 3 and 4).

Figure 4-6 EEPROM communication



Before writing to the EEPROM following conditions need to be fulfilled:

OCF frequency =5 kHz (e.g. OLF_CTUNE= 2 (50 kHz), OLF_FTUNE \sim 5, OCF_TIME=5) BG_TRIM1 = 7 EE_DISABLE = 0

Either: EE_SINGLE_WR_EN = 1 or: EE_WR_EN = 1 & EE_ON = 1

The EEPROM wakeup can be done explicitly or automatically (EE_ON or EE_ON_DSP). It is mandatory to take care of the setup timings, for each individual byte:

	EE_WAKEUP_MODE		
trdsu	0	1.5*tocf	300 µs
	1		10 µs
trd	X		600 ns
twrsu	0	1 * tocf	200 μs
	1		10μs
twr	0	34*tocf	6.8 ms



Figure 4-7 EEPROM power controlled by user: Write/ Erase/ Block write/ Block erase




Figure 4-8 EEPROM power controlled by user: Read




Figure 4-9 EEPROM power controlled automatically: Write/ Erase/ Block write/ Block erase





Figure 4-10 EEPROM power controlled automatically: Read





4.5 OTP Timings

In the un-programmed state the OTP cells' content is 'hFF. Once programmed to 'O', the bits can't be set back to '1'. Writing to the OTP demands an external programming voltage of 6.5 volts at pin VPP_OTP. After setting the programming voltage it is mandatory to wait for 1 ms. After each data byte sent it is mandatory to wait for min. 30 μ s (max. 1000 μ s) before sending the next data or to terminate the OTP write.

Note:

Before reading the OTP make sure that in configuration register 1 the correct ECC_MODE is configured.



Figure 4-11 OTP timing for programming by SPI







Figure 4-12 OTP timing for programming by I²C





4.6 GPIO and PDM/PWM

This section is about the general purpose ports and their use as Pulse-Density / Pulse Width Modulated outputs (PDM/PWM). Like PCapØ1, PCapØ2 is very flexible with assignment of the various GPIO pins to the DSP inputs/outputs. The following table shows the 5 general purpose ports and their possible assignment.


Table 4-4 General-Purpose Port Assignment

External Port Name	Description	Direction in or out	
PGO	SSN (in SPI-Mode), serial select	in	
	DSP_x_0 or DSP_x_2, I/O for the DSP	in(1) / out	
	FFO or FF2, I/O for the DSP with Flip-Flop	in(1)	
	PulseO, PDM or PWM output	out	
PG1	MISO (in SPI-Mode)	out	
	DSP_x_1 or DSP_x_3, I/O for the DSP	in(1) / out	
	FF1 or FF3, I/O for the DSP with Flip-Flop	in(1)	
	Pulse1, PDM or PWM output	out	
PG2	DSP_x_0 or DSP_x_2, I/O for the DSP	in(1) / out	
	FFO or FF2, I/O for the DSP with Flip-Flop	in(1)	
	PulseO, PDM or PWM output	out	
	INTN	out	
PG3	DSP_x_1 or DSP_x_3, I/O for the DSP	in(1) / out	
	FF1 or FF3, I/O for the DSP with Flip-Flop	in(1)	
	Pulse1, PDM or PWM output	out	
PG4	DSP_OUT_4 (output only)	out	
PG5	DSP_OUT_5 (output only)	out	

⁽¹⁾ These ports provide an optional debouncing filter and an optional pull-up resistor.



Figure 4-13 GPIO assignment






4.6.1 Debouncing filter

There is a possibility to activate a 40 ms debounce filter ("monoflop") for the ports in case these are used as push button inputs. This might be useful especially in case the DSP is started by the pins (signals FFO, FF2). Figure 2-3 shows the effect of the monoflop filter.

Figure 4-14 Port trigger timing




4.6.2 PDM/PWM

There is a possibility to generate two pulse width modulated or pulse density modulated output signals. In general, PDM is preferred because of better noise behavior. The output is based on the content of RAM registers PIO_REF, PI1_REF (DSP write addresses 98, 99. Width 16 bit each). The content of those RAM cells depends on the firmware. The description in this datasheet is based on the standard firmware, which writes the capacitance ration to PIO_REF, the Resistance ratio to PI1 REF.

The pulse interfaces can be switched on individually. The resolution can be programmed from 10 to 16 bit. There is a broad range of clock signals that can be selected as base for the pulse interfaces, derived from the 50 kHz low-frequency oscillator, the 4 MHz high-frequency oscillator or an internal ring oscillator with up to 20MHz or the cycle time. The output pins may be PGO or PG2 and PG1 or PG3.



Figure 4-15



Filter configuration instructions:

The resistor should be >= 50 kOhm

The internal DC resistance of the output buffer is typ. 100 Ohm

1.Settling time (for PDM and PWM)

If the output value changes, the settling time to reach 90% is 2.3 x Tau

Tau=R x C

Example: $200k \times 100nF \times 2.3 = 50 ms$

The smaller is Tau the faster is the settling but the higher is the ripple.

2. Voltage Ripple


Calculation method: T.b.d.

The output signal can be converted into an analog voltage through a low-pass filter. For the PDM output a first-order filter made of 220 k Ω / 100 nF is sufficient. The PWM output needs a filter with a lower cutoff frequency.




In the standard firmware, the result of measurement from capacitance or temperature is a 24-bit value. The DSP linearizes this 24 bit result to a 12 bit value (assuming '12 bit resolution' setting). The parameters Slope (m) and Offset (b) of the linear function are configurable in parameter registers 59 – 70. Both, offset and slope can be set to either positive or negative values. The setting of the slope and offset limits the range of the output signal and hence determines the voltage range of the filtered analog signal. A 12-bit resolution thus limits the result value between 0 and 4096. For lower-bit resolutions, the range reduces accordingly. The following figure depicts how the result is processed to generate the pulsed output.

Figure 4-16 PWM-PDM pulse generation



The following figure shows a sample linear function and its parameters graphically. In this graph, the result C1/C0 has been taken on the x-axis, assuming that this result is to be pulse modulated. Here the value of m is positive and b is negative. A 12 bit resolution has been configured.

Figure 4-17 PWM-PDM linearization





By setting the value of m and b, the linearization function limits the range of the output x as shown. Values outside these limits are ignored. Thereby knowing the range in which the results might change, the parameters of the linearization function can be fed accordingly. The lower limit of the valid range corresponds to 0% modulation (all bits are 0), The upper limit of the valid range corresponds to 100% modulation (all bits are 1), and this is the maximum possible value of output. 12 bit resolution implies that this maximum value is 4096. For lower-bit resolutions, this maximum value will come down accordingly. In terms of voltage, the two limits correspond to OV and VDD.

Applications:

- A typical case would be outputting capacitance results through PGO and temperature results through PG1. Calculation and transfer to the output registers will be performed by firmware.
- Main application will be when an analog interface is demanded by the final customer.
- Other applications concern maybe an impossibility to use the serial interface (speed limitations or other concerns).
- Finally, a temperature-coded pulse stream could be low-pass filtered and then directly used for temperature control.

Please note that the entire linearization task as described here is performed by firmware, especially the standard firmware.

4.7 Interfaces Parameters

4.7.1 GPIO Settings

Table 4-5

Reg	Configuration	Description
•	Parameter	
40	DSP_MOFLO_EN	Activates anti-bouncing filters on PGO/PG1
40	PGOxPG2	Swaps PGO and PG2 functionality
40	PG1xPG3	Swaps PG1 and PG3 functionality
42	DSP_FF_IN	Activates latching FLIFLOPs at ports PGO to PG3
43	INT2PG2	Permits rerouting the interrupt signal to the PG2 port. If INT2PG2 =1 then all other settings for PG2 are ignored. Useful with QFN24 packages, where no INTN pin is available.
46	PG_DIR_IN	Toggles outputs to inputs O = output; 1 = input
46	PG_PU	Turn on pull-up resistors for ports PGO to PG3



4.7.2 PDM/PWM Settings

Table 4-6

Reg	Configuration	Description
	Parameter	Возоприон
44	PIO_CLK_SEL PI1_CLK_SEL	Select clock sources for pulse code generators. O = pulse interface off
	01011	Clock source Factor Frequency
		O Off 1 Cycle time 1 1 / (cycle time)
		2 2 / (cycle time)
		3 4 4 / (cycle time)
		4 HF, High-frequency 2 8 MHz
		5 clock (e.g. 4 MHz) 1 4 MHz 0.5 2 MHz
		7 0.25 1 MHz
		8 LF, High-frequency 2 100 kHz
		9 clock (e.g. 50 kHz) 1 50 kHz
		10 0.5 25 kHz
		11 0.25 12.5 kHz
		12 Internal Ring Oscillator 1 20 MHz
		13 (not recommended) 0.5 10 MHz 14 0.25 5 MHz
45	PI_EN	Switch on pulse outputs 'bxx01 = PWM at PIO 'bxx10 = PDM at PIO 'b01xx = PWM at PI1 'b10xx = PDM at PI1
45	PIO_RES, PI1_RES	Resolution of pulse interfaces O = 10 bit 1 = 12 bit 2 = 14 bit 3 = 16 bit



5 Configuration & Read Registers

5.1 Configuration registers

The PCapØ2 offers 78 write registers, 51 registers for configuring the hardware (CDC, RDC, clocks, PDM/PWM, DSP) and 27 registers for making parameters available to the DSP (to be interpreted by firmware). All of these 78 registers are one byte large.

A 78th register contains nothing but one single bit, the RunBit, which enables/disables the front-end and the DSP. Register 77 has to be written every time the configuration has been modified.

Note: Before writing into the configuration registers the RunBit in register 77 has to be set to O. Then, as a last step, configuration register 77 is written again with RunBit = 1.

Table 5-1 Configuration register map

Reg	7	6	5	4	3	2	1	0
0		AUTOBO	OT_DIS			MEM_L	OCK_DIS	
U	3			0	3			0
1				ECC_M	ODE			
	7							0
2		SPI_COLL	12C_	ADD	MEM_CM	P_LENGTH	OTP_RC	_SPEED
		AVOID_EN	1		1	0	1	0
3	OLF_CT	UNE		OLF_F	TUNE	ı	OX_CLK32	OLF_CLK_
	1	0				0	KHZ_EN	SEL
4	OX_DIS	OX_AMP_	OX_DIV4	OX_AUTO	OX_STOP		OX_RUN	
		TRIM		STOP_DIS		2		0
5				I	OCF_	TIME	I	_
			5					0
6							HF_CLK_SEL[2:	
7				DCHC	CCLINALTT	2 C CENICE	CCUMITT	0
/				DCHG_ DUM DIS	SCHMITT_ CDUM EN	C_SENSE_ INVERT	SCHMITT 1	_SEL[1:0]
8	RDCHG_IN	т ц[1.0]	RDCHG II	_	_	IIVEIT	RDCHG	
0	1	0	_	0	RDCHG_ INT_EN		EXT EN	RDCHG_ 1MEG EN
9	1	AUX_PD_	AUX_CINT	RDCHG EA	RDCHG_	RDCHG	RCHG S	_
		DIS	NOX_CIIVI	RLY OPEN	PERM_EN	EXT PERM	1	0
10		COMP R	С СОМР	C COMP	C COMP R	C COMP	C DIFFER	C FLOAT
	C_REF_INT	SEL SEL	EXT	INT		FORCE	ENTIAL	ING
11			C PORT	C_SELFTEST	CY CL	K SEL	CY_PRE_	C_DC_
			PAT	_	_	_	LONG	BALANCE
12				C_POR	T_EN			
	7							0



13								
13	7			C_A	VRG			0
14				12				8
15	7			C_AVR	G_ALT			0
16				12				8
17	7					1		0
18	15	CONV_TIME						8
19	10	22			16			
20	7	22						0
				CONV. T	IN 4 E A I T			
21	15			CONV_T	IIVIE_ALI			8
22		22						16
23		ı	ı	DISCHARG	E_TIME	ı	ı	
	7							0
24	C_START	ONPIN	C_TRIG_	SEL_ALT	C_TRI	G_SEL	DISCHAR	GE_TIME
	1	0	1	0	1	0	9	8
25				PRECHARG	E_TIME			
	7							0
26				C_F	AKE		PRECHAR	GE_TIME
			3			0	9	8
27				FULLCHAR	GE TIME			
	7				_			0
28	EE_SINGLE_	EE_WR_EN		EE_IFC_	EE_WAKE	EE_ON	FULLCHAI	RGE_TIME
	WR_EN		EE_DISABLE	PRIO	UP_MODE		9	8
29	R_START	L ∩NDIN	R	TRIG_SEL_AL	_		R_TRIG_SEL	
23	1	0			0	2		0
30	7	0	2		0	2		0
				R_TRIG_	_PREDIV			
31	15		1					8
32	R_AV	I .		I		I	I	1
	1	0	21					16
33	R_SENSE_				R_QH	A_SEL	I.	
33		R_FAKE	5		R_QH	A_SEL		0
33	R_SENSE_		5 R_3EXT_SEL	R DT1 FN	_	A_SEL R_PT2REF_	R_PORT_	
	R_SENSE_	R_FAKE		R_PT1_EN	R_QH R_PT0_EN		R_PORT_ EN_IMES	0
	R_SENSE_	R_FAKE		R_PT1_EN	_	R_PT2REF_	EN_IMES	0 R_PORT_
34	R_SENSE_	R_FAKE	R_3EXT_SEL	R_PT1_EN	_	R_PT2REF_ EN	EN_IMES	0 R_PORT_ EN_IREF
34	R_SENSE_ INVERT	R_FAKE	R_3EXT_SEL		R_PTO_EN	R_PT2REF_ EN R_CY	EN_IMES R_OL 1	0 R_PORT_ EN_IREF F_DIV
34	R_SENSE_ INVERT	R_FAKE	R_3EXT_SEL	R_PT1_EN RTC_CLK_ SEL	R_PTO_EN	R_PT2REF_ EN	EN_IMES R_OL	0 R_PORT_ EN_IREF F_DIV
34	R_SENSE_ INVERT	R_FAKE	R_3EXT_SEL C_REF_SEL	RTC_CLK_ SEL	R_PTO_EN	R_PT2REF_ EN R_CY	EN_IMES R_OL 1 TDC_NOISE _CY_DIS	R_PORT_ EN_IREF F_DIV 0
34 35 36	R_SENSE_ INVERT	R_FAKE	R_3EXT_SEL	RTC_CLK_ SEL	R_PTO_EN	R_PT2REF_ EN R_CY	EN_IMES R_OL 1 TDC_NOISE _CY_DIS	0 R_PORT_ EN_IREF F_DIV
34 35 36 37	R_SENSE_ INVERT	R_FAKE	R_3EXT_SEL C_REF_SEL TDC_MUI	RTC_CLK_ SEL PU_NO	R_PTO_EN	R_PT2REF_ EN R_CY LBD_CLK_ SEL	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F	R_PORT_ EN_IREF F_DIV 0
34 35 36	R_SENSE_ INVERT	R_FAKE	R_3EXT_SEL C_REF_SEL	RTC_CLK_ SEL PU_NO	R_PTO_EN	R_PT2REF_ EN R_CY LBD_CLK_ SEL	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F	R_PORT_ EN_IREF F_DIV 0
34 35 36 37 38	R_SENSE_ INVERT	R_FAKE R_REF_SEL	R_3EXT_SEL C_REF_SEL TDC_MUI	RTC_CLK_ SEL PU_NO A_SEL	R_PTO_EN 0 RTC_EN	R_PT2REF_ EN R_CY LBD_CLK_ SEL	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F 1	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0
34 35 36 37	R_SENSE_ INVERT	R_FAKE R_REF_SEL	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_	R_PTO_EN 0 RTC_EN EE_VEE1_	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0
34 35 36 37 38 39	R_SENSE_ INVERT 4 5	R_FAKE R_REF_SEL TEBU	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA	R_PTO_EN O RTC_EN EE_VEE1_ ENA	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH
34 35 36 37 38	R_SENSE_ INVERT 4 5 DSP_MOR	R_FAKE R_REF_SEL TEBU	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0 DSP_CLI	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0
34 35 36 37 38 39 40	R_SENSE_ INVERT 4 5	R_FAKE R_REF_SEL TEBU	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA K_MODE	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH
34 35 36 37 38 39	R_SENSE_ INVERT 4 5 DSP_MOR	R_FAKE R_REF_SEL TEBL 1 TO_EN	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0 DSP_CLI	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA	0 R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2
34 35 36 37 38 39 40 41	R_SENSE_ INVERT 4 5 DSP_MOR	R_FAKE R_REF_SEL TEBL 1 FLO_EN 0	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0 DSP_CLH	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA K_MODE	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA PG1xPG3	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH
34 35 36 37 38 39 40	R_SENSE_ INVERT 4 5 DSP_MOR 7	R_FAKE R_REF_SEL TEBL 1 TO_EN	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0 DSP_CLH	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA C_MODE 0	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_9 1 IME	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2
34 35 36 37 38 39 40 41 42	R_SENSE_ INVERT 4 5 5 DSP_MOR 7 3	R_FAKE R_REF_SEL TEBL 1 CLO_EN O DSP_STAR	TDC_MUI TDC_QH J_SEL O DSP_CLI TONPIN	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA K_MODE	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S 1 IME	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA SPEED 0	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA PG1xPG3	0 R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2
34 35 36 37 38 39 40 41	R_SENSE_ INVERT 4 5 DSP_MOR 7	R_FAKE R_REF_SEL TEBL 1 TO_EN O DSP_STAR	R_3EXT_SEL C_REF_SEL TDC_MUI TDC_QH J_SEL 0 DSP_CLH	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA C_MODE 0	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S 1 IME	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA PG1xPG3	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2
34 35 36 37 38 39 40 41 42	R_SENSE_ INVERT 4 5 5 DSP_MOR 7 3	R_FAKE R_REF_SEL TEBL 1 CLO_EN O DSP_STAR	TDC_MUI TDC_QH J_SEL O DSP_CLI TONPIN	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA C_MODE 0	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S 1 IME	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 0 EE_EETEST_ ENA SPEED 0	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA PG1xPG3	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2
34 35 36 37 38 39 40 41 42	R_SENSE_ INVERT 4 5 5 DSP_MOR 7 3	R_FAKE R_REF_SEL TEBL 1 TO_EN O DSP_STAR	R_3EXT_SEL C_REF_SEL TDC_MU TDC_QH J_SEL O DSP_CLH TONPIN DSP_START	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA K_MODE 0 WD_T	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S 1 IME	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 EE_EETEST_ ENA SPEED 0 DSP_	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA PG1xPG3	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2
34 35 36 37 38 39 40 41 42 43	R_SENSE_ INVERT 4 5 5 DSP_MOR 7 3	R_FAKE R_REF_SEL TEBL 1 CLO_EN DSP_STAR DSP_ SPRAM_SEL	R_3EXT_SEL C_REF_SEL TDC_MU TDC_QH J_SEL O DSP_CLH TONPIN DSP_START	RTC_CLK_ SEL PU_NO A_SEL EE_VEE2_ ENA <_MODE 0 WD_T	R_PTO_EN 0 RTC_EN EE_VEE1_ ENA DSP_S 1 IME	R_PT2REF_ EN R_CY LBD_CLK_ SEL 0 EE_EETEST_ ENA SPEED 0 DSP_	EN_IMES R_OL TDC_NOISE _CY_DIS TDC_F TDC_CA PG1xPG3	R_PORT_ EN_IREF F_DIV 0 IN_ADJ 0 LWIDTH 0 PG0xPG2



45		PI_E	N		PI1	PI1_RES PI		
	3	_		0	1		1	0
46		PG_DIF	RIN	1		PG	PU	
	3	_	_	0	3		Ī	0
47			BG_PERM			BG_TRIM0		
				4				0
48	TDC_NOISE_	TDC_MUF	PU_SPEED	TDC_MR2		BG_T	RIM1	
	DIS	1	0		3			0
49	TDC_ALUPER	TDC_ALU	TDC_CH	HAN_EN	TDC_CAL	TDC_CA	L_DELAY	
	MOPEN	SLOW	1	0	AVG	1	0	
50	7							0
51	15			Paran	neter0			8
52	23							16
53	7							0
54	15			Paran	neter1			8
55	23							16
56	7							0
57	15			Paran	neter2			8
58		22						16
59	7							0
60	15			Paran	neter3			8
61	23							16
62	7					•		0
63	15			Paran	neter4			8
64	23							16
65	7							0
66	15			Paran	neter5			8
67	23							16
68	7							0
69	15			Paran	neter6			8
70	23							16
71	7							0
72	15			Paran	neter7			8
73	23							16
74	7			1		1		0
75	15			Paran	neter8			8
76	23							16
77								RUNBIT



5.2 Configuration Registers in Detail

Reg	7	6	5	4	3	2	1	0
0		AUTOBOO	DT_DIS			MEM_LC	CK_DIS	
U	3			0	3			0

Name	Description	Settings
AUTOBOOT_DIS[3:0]	Automatic self-boot from OTP	'hO := stand-alone operation, the device boots itself from the OTP memory 'hF := slave operation, the device requires to be booted via the serial interface
MEM_LOCK_DIS[3:0]	Program-memory Read-out blocker (OTP and SRAM against the serial interface)	'hO := activating the read- out blocker, which prevents the firmware from being read and thus helps protecting your intellectual property 'hF := memory remains unblocked

Reg	7	6	5	4	3	2	1	0
4				ECC_MC	DDE			
1	7							0

Description	Settings
OTP-internal error detection and repair mechanism	'hOO := disabled ("direct/simple") 'hOF := "double" mode 'hFO := "quad" mode (with memory size halved down to 1963 bytes, see section 6.2)
0	TP-internal error detection

Reg	7	6	5	4	3	2	1	0
2		SPI_COLL	12C_	ADD	MEM_COM	/IP_LENGTH	OTP_RC	_SPEED
2		AVOID_EN	1	0	1	0	1	0

_ Name	Description	Settings
SPI_COLLAVOID_EN	Avoids collisions of DSP and	1 = recommended
	SPI register access	
I2C_ADD	Complement to the I ² C-	see chapter 4
	address	
MEM_COMP_LENGTH[1:0]	Controls the SRAM-to-OTP	O := disable
	comparison mechanism	1 := exit after comparison



		of 5 bytes 2 := exit after every 33 bytes 3 := exit after every 257
		bytes
OTP_RO_SPEED	Speed of OTP oscillator	1 = fastest, recommended

F	Reg	7		6	5	4	3	2	1	0
	,		OLF_C	TUNE		OLF_F	TUNE		OX_CLK32	OLF_CLK_
	3	1		0	3			0	KHZ_EN	SEL

Name	Description	Settings
OLF_CTUNE[1:0]	Coarse-tune the low-	0 := 200kHz
	frequency clock	1 := 100kHz
		2 := 50kHz recommended
<u>. </u>		3 := 10kHz
OLF_FTUNE[3:0]	Fine-tune the low-frequency	O:= minimum recommended
<u>. </u>	clock	15:= maximum
OX_CLK32KHZ_EN	Switches external	O:= external oscillator set to
	Oscillatorpad from 4MHz to	4MHz resonator
	32 kHz clock generator	1:= external oscillator set to
<u>. </u>		32 kHz quartz
OLF_CLK_SEL	Select the low-frequency	O:= on-chip clock source for
	clock source	OLF
		1:= 32 kHz quartz serves
		as OLF

see remarks in section 5.4

Reg	7	6	5	4	3	2	1	0
4	OX_DIS	OX_AMP_	OX_DIV4	OX_AUTO	OX_STOP		OX_RUN	
-		TRIM		STOP DIS		2		0

Name	Description	Settings
OX_DIS	Disable the OX clock	O:= clock generator on, 1:=
		off
OX_AMP_TRIM	Trim the OX clock feedback gain	O:= low gain, 1:= high gain
OX_DIV4	OX clock frequency := raw	O:= no division; 1:= division
	freq./4	by 4
OX_AUTOSTOP_DIS	acam internal bits	default := O
OX_STOP	acam internal bits	default := O
OX_RUN[2:0]	Control the permanency or the	O:= generator off
	latency for pulsed mode of the	$6:= OX $ latency $= 1 / f_{OLF}$
	OX generator. Latency means	$3:= OX latency = 2 / f_{OLF}$
	an oscillator warm-up time	2:= OX latency = 31 / folf
	before a measurement starts	1:= OX runs in permanence

see remarks in section 5.4



Reg	7	6	5	4	3	2	1	0
_					OCF_	TIME		
3			5					0

Name	Description	Settings
OCF_TIME[5:0]	Controls the OCF frequency,	O:= maximum possible OCF
	serving the EEPROM, must	frequency
	be adjusted so that $f_{\tt OCF}$:=	$(f_{OCF} = f_{OLF} / 1)$
	35 kHz. OCF is derived	63:= minimum possible OCF
	from OLF via a counter.	frequency
		$(f_{OCF} = f_{OLF} / 126)$
		$OCF_TIME = \frac{f_{OCF}}{2 \cdot f_{OLF}}$

Reg	7	6	5	4	3	2	1	0
6						O	HF_CLK_SEL[2:	:0]
						2		0

Name	Description	Settings
OHF_CLK_SEL[2:0]	·	1 := internal clock source #1 2 := internal clock source #2 4 := external clock source

Reg	7	6	5	4	3	2	1	0	
7				DCHG_	SCHMITT_	C_SENSE_	SCHMITT	_SEL[1:0]	
				DUM_DIS	CDUM_EN	INVERT	1		0

Name	Description	Settings
DCHG_DUM_DIS	Dummy charge/discharge	O:= for differential
	symmetry for differential	capacitors,
	capacitors	1:= for ordinary capacitors
SCHMITT_CDUM_EN	Even better symmetry	O:= default
		1:= recommended with
		differential sensors and
		dummy mode active
C_SENSE_INVERT	Invert levels between trigger	1:= recommended when
	and converter	using one of the on-chip
		Schmitt triggers
SCHMITT_SEL[1:0]	Selection of internal Schmitt	O = recommended
	trigger	



Reg		7	6		5	4		3	2	1	0
8		RDCHG_IN	T_H[1:0]		RDCHG_II	NT_L[1:0]		RDCHG_		RDCHG_	RDCHG_
	1			0 1			0	INT_EN		EXT_EN	1MEG_EN

Name	Description	Settings
RDCHG_INT_H[1:0]	Choice of one out of 4 on- chip discharge resistors for	O:= 180 kΩ 1:= 90 kΩ
	the CDC ports PC4 - PC7	2:= 30 kΩ
RDCHG_INT_L[1:0]	Same, but for ports PCO – PC3 plus special ports PC8 – PC9	3:= 10 kΩ
RDCHG_INT_EN	Enable internal discharge	O:= off
	resistors	1:= internal on
RDCHG_EXT_EN	Enable external discharge	O:= off
	resistors	1:= external on
RDCHG_1MEG_EN	Replace the kilo-ohm	O:= 10 180 kΩ
	discharge resistors by a 1-	$1:=1 M\Omega$
	$M\Omega$ -resistor in the PCO-PC3	
	and PC8-PC9 paths, only.	
	The PC4-PC7 path is	
	unaffected.	

Reg	7	6	5	4	3	2	1	0	
9		AUX_PD_	AUX_CINT	RDCHG_EA	RDCHG_	RDCHG_	RCHG_	SEL[1:0]	
		DIS		RLY_OPEN	PERM_EN	EXT_PERM	1		0

Name	Description	Settings
AUX_PD_DIS	Activate the auxiliary port	O = off
	PC_AUX by disabling the	1 = active
	pull-down resistors built-in	
	for its protection	
AUX_CINT		
RDCHG_EARLY_OPEN	Early open the chip-internal	O = off
	discharge resistor	1 = on
RDCHG_PERM_EN	Keep the chip-internal	O = off
	discharge resistor	1 = on
	permanently connected.	
RDCHG_EXT_PERM	Enable the external	O = off
	discharge resistor.	1 = on
RCHG_SEL[1:0]	Choice of one out of 4 on-	O:= 180 kΩ
	chip <i>charging</i> resistors for	1:= 90 kΩ
	the CDC, permitting to limit	2:= 30 kΩ
	the charging current,	3:= 10 kΩ
	avoiding transients	

Reg	7	6	5	4	3	2	1	0
10	C REF INT	COMP_R_	C_COMP_	C_COMP_	C_COMP_R	C_COMP_	C_DIFFER	C_FLOAT
		SEL	EXT	INT		FORCE	ENTIAL	ING



Name	Description	Settings
C_REF_INT	Use on-chip reference capacitor at CDC special ports PC8 and PC9	O:= external reference at PCO/GND or PCO/PC1) 1:= internal reference
COMP_R_SEL	Choice of an on-chip auxiliary resistor used for compensating slowly-varying parasitic parallel resistivity	$0 := 90 \text{ k}\Omega$ $1 := 180 \text{ k}\Omega$
C_COMP_EXT	Activate the compensation mechanism for off-chip parasitic capacitances	O:= idle 1:= active; must be avoided when C_FLOATING==0
C_COMP_INT	Activate the compensation mechanism for on-chip parasitic capacitances and gain compensation	O:= idle 1:= active
C_COMP_R	Activate the compensation mechanism for slowly-varying parasitic parallel resistivity	O := idle 1 := active
C_COMP_FORCE	Compensation for mechanical forces on differential sensors. The outer electrodes have nearly the same potential. Can be used only with differential modes.	O := off 1 := active
C_DIFFERENTIAL	Select between single or differential sensors	O:= ordinary 1:= differential
C_FLOATING	Select between grounded or floating sensors	O:= grounded 1:= floating

Reg	7	6	5	4	3	2	1	0
11			C_PORT_	C_SELFTEST	CY_CL		CY_PRE_	C_DC_
			PAT				LONG	BALANCE

Name	Description	Settings
C_PORT_PAT	The order of the measured ports will be reversed after each sequence Do not use in combination with ("PCapØ2-Mode" && Conversion Timer && AVRG!=0), See bug report 7.1.1	O := normal 1 := alternating order of ports
C_SELFTEST	For differential sensors only. See 3.2.4	O := off 1 := inverts value of C_COMP_FORCE.
CY_CLK_SEL	Clock source for CDC:	'b00 := OLF_CLK 'b01 := inhibit 'b10 := OHF_CLK/4 'b11 := OHF_CLK



CY_PRE_LONG	Adds safety delay between internal clock paths	O := off, recommended 1 := on
C_DC_BALANCE	helps keeping the sensor DC free (charge-free on the average); only applicable with single floating or with differential capacitors.	O:= idle 1:= active

Reg	7	6	5	4	3	2	1	0	
12	C_PORT_EN								
	7							0	

Name	Description	Settings
C_PORT_EN[7:0]	Enables bitwise the CDC ports from PCO to PC7, bit #O for port PCO, #1 for PC1 etc.	'hOO:= all closed, the CDC will not work 'hO1:= only port PCO is activated etc. 'hFF:= all ports activated

Reg	7	6	5	4	3	2	1	0
13	7			C_A	VRG			0
14				12				8
15	7			C_AVR	G_ALT			0
16				12				8

Name	Description	Settings
C_AVRG[12:0]	Sample size for averaging (calculating the mean value) over CDC measurements	O=1:= no averaging 2:= averaging over 2 values 3:= averaging over 3 values etc. 8191:=maximum sample size
C_AVRG_ALT[12:0]	Second sample size for averaging 2 nd configuration bank, set by DSP_SEL_CFG_BANK = 1. The DSP may switch between C_AVRG and C_AVRG_ALT values to have two operating modes selected by software.	

Reg	7	6	5	4	3	2	1	0	
17	7							0	
18	15			CONV_TIME					
19		22						16	



Reg	7	6	5	4	3	2	1	0	
20	7							0	
21	15			CONV_TIME_ALT					
22		22						16	

Name	Description	Settings
CONV_TIME[22:0]	Conversion trigger period or: sequence period (in stretched mode)	Concerning CDC, a particular period for triggering the measurements
CONV_TIME_ALT[22:0]	2 nd configuration bank, set by DSP_SEL_CFG_BANK = 1. The DSP may switch between C_AVRG and C_AVRG_ALT values to have two operating modes selected by software.	$T_{ m conv./seq}$ = 2 * $CONV_TIME[] / f_{ m OLF}$

Reg	7	6	5	4	3	2	1	0	
23									
	7							0	

Name	Description
Leading bits at next address.	Sets CDC discharge time $t_{\rm discharge}$. Time interval reserved for discharge time measurement. $t_{\rm discharge}$ = (DISCHARGE_TIME + 1) * $T_{\rm cycleclock}$ O := tdischarge = 1 * $T_{\rm cycleclock}$

Reg	7	6	5	4	3	2	1	0
24	C_STA	RTONPIN	C_TRIG	_SEL_ALT	C_TRI	G_SEL	DISCHAR	GE_TIME
	1	0	1	0	1	0	9	8

Parameter	Description	Settings		
C_STARTONPIN[1:0]	Selection of the GPIO port	O:= PGO, 1:= PG1, 2:= PG2,		
	that permits triggering a	3:= PG3		
	CDC start			
C_TRIG_SEL_ALT[1:0]	Same, but written to an	O:= stretched	O to 3: op code	
	alternative register bank	mode	'h8C is always a	
	under DSP control (the	1:= immediate	possible trigger	
	DSP is free to toggle be-	loop-back ("conti-	for the CDC	
	tween those two banks)	nuous run")		
C_TRIG_SEL[1:0]	Selection of the trigger	2:= conversion		
	source accepted for	trigger timer		
	starting the CDC	3:= rising edge		
		at one of the		
		GPIO ports		



DISCHARGE_TIME[9:8] | Leading bits to preceding address

Reg	7	6	5	4	3	2	1	0
25	PRECHARGE_TIME							
	7							0
26				C_F	PRECHAR	RGE_TIME		
			3			0	9	8

Name	Description
PRECHARGE_TIME[9:	Sets CDC precharge time tprecharge.
O] Leading bits at	$t_{\text{precharge}} = (PRECHARGE_TIME + 1) * T_{\text{cycleclock}}$
next address.	O := no precharge
C_FAKE[3:0]	Number of "fake" or "warm-up" measurements for the CDC,
	performed just before the "real" ones; the "fake" values do not
	count

Reg	7	6	5	4	3	2	1	0	
27	FULLCHARGE_TIME								
	7							0	
28	EE_SINGLE_	EE_WR_EN	EE DISABLE	EE_IFC_	EE_WAKE	EE_ON	FULLCHA	RGE_TIME	
	WR_EN		LL_DISABLE	PRIO	UP_MODE		9	8	

Name	Description	Settings
FULLCHARGE_TIME [9:0]	Sets the fullcharge time	
	$t_{ m full charge}$, the time interval to	
	charge up fully to maximum	
	voltage. $t_{\text{fullcharge}} =$	
	(FULLCHARGE_TIME + 1) *	
	Tcycleclock	
	O := no fullcharge	
EE_SINGLE_WR_EN	EEPROM Single write	O := no single write action
	protection:	is allowed
	Does not affect EEPROM	1 := if EE_WR_EN == 1 a
	read access!	single write is allowed
EE_WR_EN	EEPROM Write protection	O := no write/erase to
	bit	EEPROM is possible
	Does not affect EEPROM	1 := write/erase access to
	read access!	EEPROM is allowed
EE DIOADI E	EEDDONA II. III	O FERRONA III I
EE_DISABLE	EEPROM disable	O := EEPROM enabled
		1 := EEPROM completely
		disabled, no read access possible
EE_IFC_PRIO	acam internal bits	default := 0
EE_WAKEUP_MODE	select read and write	O := 1.5 *tocf
==_	setup time for EEPROM	1 := 10µs
EE_ON	EE_ON wakes up the	O := wakes up the EEPROM



EEPROM permanently. If EE_ON=O, every access to the EEPROM wakes up the EEPROM and sends it to sleep immediately afterwards. That consumes time. With EE_ON=1 faster access is possible for frequent EEPROM operations. With EE_ON=1 the current consumption rises by appr. 2OμA

only during access
1 := EEPROM is awake permanently

Reg	7	6	5	4	3	2	1	0
29	R_START	ONPIN	F	R_TRIG_SEL_ALT			R_TRIG_SEL	
	1	0	2		0	2		0

Parameter	Description	Settings
R_STARTONPIN[1:0]	Use not recommended	0
R_TRIG_SEL_ALT[2:0]	Same, but for the	O := off
	alternative register bank	1 := OLF_CLK
R_TRIG_SEL[2:0]	Trigger source selection for	3 := Pin triggered
	the RDC	5 := CDC asynchronous
		(recommended)
		6 := CDC synchronous
		end-of-CDC-conversion-run

Reg		7	6	5	4	3	2	1	0
30	7				D TDIC	DDEDIV			0
31	15				K_I KIG	_PREDIV			8
32		R_AV	RG						
	1		0	21					16

Parameter	Description	Settings
R_TRIG_PREDIV[21:0]	Predivider, permits to make less temperature measurements than capacitance measurements. This is a factor between measurement rates of CDC over RDC. It is used also as OLF clock divider if OLF is used as trigger source.	O=1:= every signal triggers 2:= every 2 nd signal triggers 3:= every 3 rd signal triggers etc. 2 ²¹ := maximum factor (~2M)
R_AVRG[1:0]	Sample size for the mean value calculation (averaging) in the RDC part	O:= not averaged 1:= 4-fold averaged 2:= 8-fold averaged 3:= 16-fold averaged



Reg	7	6	5	4	3	2	1	0
33	R_SENSE_	R_FAKE			R_QH	A_SEL		
	INVERT	N_I AND	5					0

Parameter	Description	Settings
R_SENSE_INVERT		O := recommended setting
R_FAKE	Number of "fake" or "warm-	O:= 2 fake cycles per
	up" measurements for the	average value
	RDC, performed just before	1:= 8 fake cycle per
	the "real" ones; the "fake"	average value
	values do not count	
R QHA SEL	acam internal bits	mandatory :=0

Reg	7	6	5	4	3	2	1	0
34		R REF SEL	R 3EXT SEL	R PT1 EN	R_PTO_EN	R_PT2REF_	R_PORT_	R_PORT_
		1	1			EN	EN_IMES	EN_IREF

Parameter	Description	Settings
R_REF_SEL	Choice of reference for the	O:= external at port PTO
	RDC part	1:= internal polysilicon strip
R_3EXT_SEL	Permits to measure 3	O:= fewer than 3 external
	external sensors, if and	sensors, external reference
	only if the internal refe-	possible
	rence is used	1:= three external sensors;
		the internal reference is to
		be used
R_PT1_EN	Port activation for the RDC	O:= disabled
	part	1:= activates port PT1
R_PTO_EN	Port activation for the RDC	O:= disabled
	part	1:= activates port PTO
R_PT2REF_EN	Port activation for the RDC	activates port PT2REF
	part	
R_PORT_EN_IMES	Port activation for internal	O:= disabled
	aluminum temperature	1:= enabled
	sensor	
R_PORT_EN_IREF	Port activation for internal	O:= disabled
	reference resistor	1:= enabled

Reg	7	6	5	4	3	2	1	0
35	C_REF_SEL					R_CY	R_OL	F_DIV
	4				0		1	0

Parameter	Description	Settings
C_REF_SEL[4:0]	Setting the on-chip	O:= minimum
	reference capacitor for the	1:= approx.1 pF



	CDC Note: step width varies from 0.3pF to 1.5pF	31:= maximum (approx. 31 pF)
R_CY	Cycle-time for the RDC part	0:= 140 μs
		1:= 280 μs
R_OLF_DIV[1:0]	Clock divider for the RDC part. Depends on the OLF_CTUNE (and OLF_FTUNE). Target frequency is about 10kHz for the RDC part.	O:= /1 (for OLF = 10kHz) 1:= /4 (for OLF = 50kHz) 2:= /8 (for OLF = 100kHz) 3:= /16 (for OLF = 200kHz)

Reg	7	6	5	4	3	2	1	0
36				RTC_CLK_	DTC EN	LBD_CLK_	TDC_NOISE	
				SEL	RTC_EN	SEL	_CY_DIS	

Parameter	Description	Settings
RTC_CLK_SEL	Clock source selection for	O := OLF clock
	the real-time clock (RTC),	1 := ext. HF
	External 32-kHz quartz re-	
	quired. The internal OLF is	
	not precise enough.	
RTC_EN	Activate the real-time clock	
	(RTC)	
LBD_CLK_SEL	Clock source selection for	O := OLF clock
	the low-battery detection	1 .= OLF clock / 16
TDC_NOISE_CY_DIS	acam internal bits	mandatory := 0

Reg	7	6	5	4	3	2	1	0
37	TDC_MUPU_NO							IN_ADJ
	5							0

Parameter	Description	Settings
TDC_MUPU_NO	acam internal bits	mandatory := O
TDC FIN ADJ	acam internal bits	mandatory := O

Reg	7	7 6 5 4 3 2							
38		TDC_QHA_SEL							
	5					0			

Parameter	Description	Settings
TDC_QHA_SEL	acam internal bits	mandatory := 13



R	eg	7	6	5	4	3	2	1	0	
3	89		TEBU_SEL		EE_VEE2_	EE_VEE1_	EE_EETEST_	TDC_CA	LWIDTH	
			1	0	ENA	ENA	ENA	1		0

Parameter	Description	Settings
TEBU_SEL	acam internal bits	mandatory := 0
EE_VEE2_ENA	acam internal bits	mandatory := 0
EE_VEE1_ENA	acam internal bits	mandatory := 0
EE_EETESTR_ENA	acam internal bits	mandatory := 0
TDC CALWIDTH	acam internal bits	mandatory := 0

Reg		7	6		5	4		3	}	2		1	0
40		DSP_MOF	LO_EN		DSP_CL	(_MODE			DSP_S	SPEED		PG1xPG3	PG0xPG2
	1			0 1			0	1			0		


Name	Description	Settings
DSP_MOFLO_EN[1:0]	Enable the mono-flop (antibouncing filter)" in the GPIO pulse line.	O = off 3 = on
DSP_CLK_MODE	Select the clock source for the DSP	O = ring oscillator 1 = LF clock 3 = HF clock
DSP_SPEED	DSP speed	O = fastest 3 = slowest
PG1xPG3	Switch PG1/PG3 wiring to/from DSP	O = pulse output at PG3 1 = pulse output at PG1
PGOxPG2	Switch PGO/PG2 wiring to/from DSP	O = pulse output at PG2 1 = pulse output at PGO

Reg	7	6	5	4	3	2	1	0
41	WD_TIME							
	7							0

Name	Description	Settings
WD_TIME[7:0]	Watch-dog timer, normally in multiples of 50 milliseconds, if OCF is tuned to 5 kHz as it should. Watchdog is started together with DSP and designed to be reset by a DSP command before the	twatchdog = WD_TIME * 50 ms



watchdog time is reached. Otherwise a power-up reset is initiated.



Name	Description	Settings	
DSP_STARTONPIN	Pin mask for starting the DSP" - This mask permits assigning one or more GPIO pins to start the DSP	Bitwise PGO to PG3	
DSP_FF_IN	Pin mask for flip-flop activation	Bitwise DSP_IN_O to DSP_IN_3	

Reg	7	6	5	4	3	2	1	0
43	INT2PG2	DSP_	DSP_START	DSP_START_EN				
		SPRAM_SEL		4				0

Name	Description	Setti	ngs	
INT2PG2	Define PG2 as an additional interrupt port (useful for small packages with no dedicated INTN pin)	O := INTN port only 1 := INTN and PG2 in parallel		
DSP_SPRAM_SEL	Selects between SRAM and OTP memory as a program memory, where the DSP is to be controlled from	O := OTP memory 1 := SRAM		
DSP_START	Trigger DSP directly by Interface. Remark, DSP_START must be set to O by user.	1 := Trigger DSP		
DSP_START_EN[4:0]	Mask for activating various	Bit	Trigger condition	
	trigger sources for starting the DSP	#0	End-of-CDC-conversion-run	
		#1	timer	
		#2	End-of-RDC-conversion-run	
		#3	INT_TRIG_EN (rising edge of INT)	
		#4	Error in front-end	



Reg	7	6	5	4	3	2	1	0
44	PI1_CLK_SEL				PIO_CLK_SEL			
	3			0	3			0

Name	Description	Settings	
PI1_CLK_SEL[3:0] PIO_CLK_SEL[3:0]	Base frequency for the pulse-code interfaces, based on OLF or OHF, separately for the pulse paths O and 1	4 := OHF * 2 5 := OHF 6 := OHF / 2 7 := OHF / 4 8 := OLF * 2 9 := OLF	10 := OLF / 2 11 := OLF / 4 12 := R0 13 := R0 / 2 14 := R0 / 4

Reg	7	6	5	4	3	2	1	0
45		PI_EN	J		PI1_	_RES	PIO_	_RES
	3			0	1	0	1	0

Name	Description	Settings
PI_EN[3:0]	Enables pulse-code	b'xxO1 := PWM at path 0
	generation, either pulse-	b'xx10 := PDM at path 0
	density or pulse-width,	b'O1xx := PWM at path 1
	separately for the pulse	b'10xx := PDM at path 1
	paths O and 1	
PI1_RES[1:0]	Resolution of the pulse-code	O := 10 bit
PIO_RES[1:0]	interfaces	1 := 12 bit
		2 := 14 bit
		3 := 16 bit

Re	g 7	6	5	4	3	2	1	0
46	PG_DIR_IN				PG_PU			
	3			0	3			0

Name	Description	Settings	
PG_DIR_IN[3:0]			#0 and #4: PG0
	port direction between	1 := input	#1 and #5: PG1
	input and output		#2 and #6: PG2
PG_PULLUP[3:0]	Activates protective pull-	O := idle	#3 and #7: PG3
	up resistors at general-	1 := active	
	purpose ports		

Reg	7	6	5	4	3	2	1	0
47			BG_PERM			BG_TRIM0		
				4				0



Name	Description	Settings
BG_PERM	activate Bandgap permanently . With	1 := Bandgap permanent enabled
	BG_PERM = 1 the current consumption rises by appr. 20µA	O := Bandgap pulsed
BG_TRIMO[4:0]	Trim the internal bandgap / core-powersupply for normal operating	'h00 := 1.68V 'h07 := 1.8V
		 'h1F := 2.2V

Reg	7	6	5	4	3	2	1	0
48	TDC_NOISE_	TDC_MUPU_SPEED		TDC_MR2	BG_TRIM1			
	DIS	1	0		3			0

Name	Description	Settings
TDC_NOISE_DIS	acam internal bits	mandatory := 0
TDC_MUPU_SPEED	TDC specific speed select	mandatory := 1
TDC_MR2	TDC specific measure range	O := MR1
<u>. </u>	select	1 := MR2
BG_TRIM1[3:0]	Trim the internal bandgap /	recommended := 'h07
	core-powersupply for Low-	
	Bat-Detection (LBD) and	
	EEPROM writing	

Reg	7	6	5	4	3	2	1	0
49	TDC_ALUPER	TDC_ALU	TDC_C	HAN_EN	TDC_CAL	TDC_CA	L_DELAY	
	MOPEN	SLOW	1	0	AVG	1	0	

Name	Description	Settings
TDC_ALUPERMOPEN	acam internal bits	mandatory := 0
TDC_ALUSLOW	acam internal bits	mandatory := 0
TDC_CHAN_EN	acam internal bits	mandatory := 3
TDC_CALAVG	acam internal bits	mandatory := 0
TDC_CAL_DELAY	acam internal bits	mandatory := 0



Reg	7	6	5	4	3	2	1	0
50	7							0
51	15			Para	meter0			8
52	23							16
53	7							0
54	15			Para	meter1			8
55	23							16
56	7							0
57	15			Para	meter2			. 8
58	(mandatory=0)	22						16
59	7							0
60	15	ı	ı	Para	meter3	1	ı	8
61	23							16
62	7							0
	15	ı	I.	Para	meter4	1	ı	8
64	23							16
65	7							0
	15	ı	ı	Para	meter5	1	ı	8
	23							16
68	7							0
69	15	ı	I	Para	meter6	ı	I	8
	23							16
	7			Parame	eter7 (e.g.			0
	15	I	I		_Corr)	ı	I	8
73	23							16
74					DSP_TRIG	CDC_TRIG	DSP_TRIG	CDC_TRIG
74	7				_CDC	_BG	_CDC	_BG 0
75	15			Para	meter8			8
	23			raia	TICLETO			16
70	23							16

Reg	7	6	5	4	3	2	1	0
77								RUNBIT

Parameter	Description	Settings
RUNBIT	on/off switch for front-end	
	and DSP: It should	is idle and protected
	be "off" during programming	1 := on = the protection is
	and any registry	removed, and the system
	modification, thus protecting	may run
	the chip from any	
	undesirable/unspecified	
	states	

The RunBit is most useful for debugging and test. A basic thing like testing the interface should include toggling the RunBit. It is mirrored to Read_Address24, bit #O.



5.3 Oscillator Configuration

OLF_CLK Frequency variation over samples ± 20%, OLF_CLK temperature drift ± 5%,

 OLF_CLK vs. $VDD \pm 2\%$

OLF_CLK-Trimming:

OLF_CTUNE	OLF_FTUNE	OLF Frequency
3 := (10kHz)	1	5 kHz
3 := (10kHz)	7	10 kHz
2 := (50kHz)	0	28 kHz
2 := (50kHz)	3	48 kHz
1 := (100kHz)	4	100 kHz
0 := (200kHz)	5	200 kHz

The several clock sources are available to control the various units of the chip:

OLF_CLK	Description:	Internal low frequency oscillator. It is always running and can't
		be turned off. It can be configured for frequency range 5 to
		200 kHz.
	Sources:	Internal low power oscillator or external 32 kHz quartz
	Application:	May be clock source for pulse interface, CDC, RDC, Real time
		counter (RTC), DSP, low-battery detection (LBD).
	Parameters:	OLF_CLK_SEL, OLF_CTUNE, OLF_FTUNE, OX_CLK32KHZ_EN
OHF_CLK	Description:	High frequency clock
	Sources:	External or internal HF oscillators (120 MHz, typical 4 MHz)
	Application:	Measure range 2, pulse interfaces
	Parameters:	OX_DIS, OX_RUN, OHF_CLK_SEL, OX_AMP_TRIM, OX_DIV4,
		OX_AUTOSTOP_DIS, OX_STOP
OCF_CLK	Description:	Constant clock, needs to be set to 5 kHz
	Sources:	OLF_CLK
	Application:	EEPROM, Watchdog
	Parameters:	OCF_TIME



RTC_CLK	Description:	Clock for real time counter (RTC)
	Sources:	OFL_CLK (possible but not recommended) or external HF
		oscillator (32 kHz)
	Application:	RTC
	Parameters:	RTC_CLK_SEL, RTC_EN

5.3.1 RTC (Real Time Counter)

There is a real time counter which can be used to have long-term timing information. The use demands an external 32.768 kHz oscillator. The RTC is a Gray-counter with 2¹⁷ predivider, which gives a base period of 4 seconds and a measurement range of 3 days and 49 minutes. The count is given in Gray-code. It can be interpreted only by the DSP.

The RTC is turned on by setting configuration bit RTC EN = 1.

The base clock is selected by parameter RTC CLK SEL.

5.4 Low Battery Detection (LBD)

PCapØ2 has the capability to monitor the voltage. The voltage measurement is started by setting DSP output bit TRIG_LBD (Bit 14). This bit is set back to 0 automatically. The end of the voltage measurement is indicated by DSP input bit LBD_BUSY (Bit 8) which indicates whether the process is still running. At the end, the voltage information can be read back from RAM address 92: LBD_DATA. The result is a 6 bit integer. The calculation of the voltage depends on the trim of the bandgap. The relevant configuration parameter is BG_TRIM1 in configuration register 48. The recommended setting is BG_TRIM1 = 7.

With this setting the voltage is calculated according to:

Voltage = 2.026 V + LBD DATA * 24.4 mV

With LBD_CLK_SEL the base clock for the low battery detection measurement is selected between OLF and OLF/16, But this has no effect on the result. Voltage conversion needs 17 respectively 17x16 OLF clk cycles.



5.5 Read Registers

PCapØ2 has 44 byte of RAM for read access, combined as triples of 3 byte.

Table 5-2 Read registers

Reg		7	6	5	4	3	2	1	0
0	7								0
1	15			ı	Res0		ı		8
2	23								16
3	7								0
4	15				Res1				8
5	23								16
6	7								0
7	15			ı	Res2		ı		8
8	23								16
9	7								0
10	15			I	Res3		I		8
11	23								16
12	7								0
13	15			I	Res4		I		8
14	23								16
15	7								0
16	15			I	Res5		I		8
17	23								16
18	7								0
19	15			I	Res6		I	I I	8
20	23								16
21	7								0
22	15			I	Res7		I	l I	8
23	23								16
24	7								0
25	15			I	Status		I	I I	8
26	23								16
27	31								24
28	39			I	Res0				32
29	47								40
30	31				Dec4				24
31	39				Res1				32
32	42								40
33 34	7 15				Doc0				0 8
	23				Res8				
35 36	7								16
					Res9				0
	15				nes9				8
	23 7								16 0
40					Res10				8
	23				Resid				
	7								16
42					Doc44				0
43	15				Res11				8
44	23								16



The read registers are made of 11 result registers. ResO and Res1 may have 48 bit, even, whereas the higher 24 bit are at addresses 27 to 32. Addresses 24 to 26 contain the status register.

5.5.1 Result Registers

The content of the results registers depends on the firmware. The following describes the result registers as they are used by the standard firmware.

Table 5-3 Result registers with standard firmware

Name	Length	Format	Meaning					
ResO		Integer	For debugging only. The CDC discharge time, see note below.					
Res1				ordinary C	differential C			
Res2			Res1	ratio C1 / CO	ratio C1 / CO			
Res3		Unsigned fixed-	Res2	C2 / CO	C3 / C2			
Res4		point number:	Res3	C3 / CO	CO C5 / C4			
11694		3 bits integer	Res4	C4 / CO	C7 / C6			
Res5	24	21 bits fractional	Res5	C5 / CO	zero			
Res6	bits		Res6	C6 / CO	zero			
Res7		min = 'hO =	Res7	C7 / CO	zero			
Res8		= 0.000000	Res8 not assigned					
Res9		max = 'hFFFFFF = = 7.9999995	Res9 not assigned					
D 40			Res10 and Res11:					
Res10			ratio R_temperature / R_reference, depending					
Res11			on the particular setting of the RDC front-end, see there					

The user is free to assign any data to the results registers in his own firmware.

Note: The integer value ResO, multiplied by the TDC bin size (≈21 picosecond best case, typically 22...23 ps) yields the discharge time at port PCO, useful for debugging and design.



5.5.3 Status Register Details

Table 5-4 Address 24, STATUS_O

Bit #	Name	Explanation					
0	RunBit	The RunBit from write register 77 is mirrored here					
1	CDC active	Warning: traffic on interface may enhance noise in					
		measurement					
2	RDC ready						
3	EEPROM busy						
4	AutoBoot busy						
5	POR_Flag_SRAM A memory mismatch error from an SRAM-to-OTP compariso						
		has been detected and has provoked a power-up reset					
6	POR_Flag_Config	same, but inside Configuration registry rather than SRAM-to- OTP					
7	POR_Flag_Wdog	A watchdog overflow has been detected and has provoked a power-up reset. Perhaps the firmware has hung up in an unwanted endless loop or, more likely, a CDC/RDC trigger signal has been lost.					

^{#5, #6} and #7 may signal erratic states provoked by stochastic disturbances.

Table 5-5 Address 25, STATUS_1

Bit #	Name	Explanation		
0	Comb_Err	All error bits, from here onward, disjunctively combined (using		
		bit-or)		
1	Err_Ovfl	An overflow error occurred when the CDC unit was busy		
2	Mup_Err	A particular kind of TDC error occurred when the CDC unit was		
		busy		
3	RDC_Err	Some kind of error occurred when the RDC unit was busy		
4 - 7	n.c.	test bits (no error bits)		

Table 5-6 Address 26, STATUS_2


Bit	Name	Port con-	Explanation
#		cerned	
0	C_PortErrorO	PCO	In the CDC unit, one or several ports are affected by
1	C_PortError1	PC1	some error like a short-circuit to ground. May also be
			a charge/ discharge resistivity too big, a capacitance
7	C_PortError7	PC7	too big, or an ill-defined
			precharge/fullcharge/discharge time.



6 DSP & Memory

A digital signal processor (DSP) in Harvard architecture has been integrated. It is programmable and responsible for the content of all the result registers – with the exception of the hard-wired status register. The software, called "firmware", is either available ready-made from acam or can be written by the user himself. In this datasheet we describe only the standard firmware as provided by acam. This firmware writes the compensated capacitance ratios and the resistance ratios to the result registers, signals an interrupt (INTN) and does a first-order linearization and scaling for the pulse-code outputs. However, it does no higher-order linearization, filtering or any other data processing, even though this is largely possible and library elements are available for user-programming.

Figure 6-1 DSP & Memory





This Harvard DSP for 48 bit wide parallel data processing is coupled to a 128 x 48 bit RAM, 80 x 48 bit thereof free accessible. The DSP is internally clocked at approximately 55 MHz. The clock generator is stopped through a firmware command, so as to save power. The DSP starts again upon a GPIO signal or an "end of measurement run" condition.

The DSP is acam proprietary, designed for low-power tasks as well as very high data rates. It is programmable in Assembler (there is no high-level language available). A user-friendly assembler software providing a graphical interface, help text pop-ups and sample code sustain programming efforts. Subroutines are possible down to the seventh order.

6.1 Memory Map


Table 6-1 Memory Map

Address		SRAM (volatile)		OTP (permanent: non-volatile, non-erasable)						
				direct/single		double		quad		
dec.	hex.	Contents	Length (byte)	Contents	Length (byte)	Contents	Length (byte)	Contents	Length (byte)	
4095	FFF			Config. & Param.	80	Config.& Param.	80	Config.&		
4016	 FBO							Param.	80	
4015	FAF			not for use	5	not for use	5	not for use	5	
4011	FAB									
4010	FAA	İ						Drognom		
								Program code	1963	
2048	800h	Program code	4096							
2047	7FF							Confin C		
								Config.& Param.	80	
1968	7BO			Program code	4011	Program code	4011			
1967	7AF								5	
								not for use		
1963	7AB									
1962	7AA							Б		
								Program code	1963	
0	000									



6.2 Memory Management

Figure 6-2 Memory management



6.2.1 SRAM Data Integrity

The DSP can be operated either from SRAM (for maximum speed) or from OTP (for low power). When operated from SRAM, an SRAM-to-OTP data integrity monitor can be activated through parameter MEMCOMP in register O, but must (!) be deactivated for operation directly from OTP.

When the MEMCOMP option is activated, the DSP compares the content of the SRAM with the OTP content at regular intervals if the following conditions are fulfilled:

- Configuration is set for copying OTP content to SRAM and the program runs from the SRAM (DSP_SRAM_SEL=1 in Reg. 43), AND
- DSP runs on the ring oscillator clock.

The DSP executes the comparison during those times when it is not running other tasks or firmware. When a mismatch occurs during comparison, a power-on reset is generated, and the data is copied freshly from the OTP to the SRAM again, and the execution starts again. Thus data integrity is ensured using this mechanism.

6.2.2 Memory integrity using ECC

The memory integrity mechanism in PCap surveys the OTP contents internally and corrects faulty bits as far as possible. Data validity in the OTP memory is ensured using a built-in ECC mechanism. There are three possible ECC modes configurable in Register 1

PCapØ2A



(ECC_MODE). Depending on the mode selected, the maximum size of the program code is limited, and the method of redundancy implemented varies.

In general, the ECC mechanism is a bit error detection and automatic correction. The following are the different mechanisms depending on the ECC_MODE bits.

ECC_MODE = 'hOO in Configuration register 1:

Direct / single: In this setting, no error detection/correction is performed. Thus the maximum allowed programmable space of 4kB is available for program code.

ECC_MODE = 'hOF in Configuration register 1:

Double: When this option is set, the data integrity is achieved by redundancy in the form of parity generation. For the 4 kB program code (maximum), 4kB of parity is generated and programmed in the chip. For every single byte of program code read from the chip, the parity byte is immediately checked and if erroneous, the code byte is automatically corrected.

Note: When you want to program the OTP on your own (without using acam's PCap Frontpanel software), then the generator matrix to generate the parity bytes can be made available to you. Please contact support@acam.de in that case.

ECC_MODE = 'hFO in Configuration register 1:

Quad: When this option is configured, data integrity is achieved by pure mirroring, i.e. by storing the same program code 4 times as identical copies in the memory. This limits the maximum size of the program code to 2 kB. So, when a single byte of program code is read, actually, the same byte is read from all the four banks and a logical bitwise AND of the four results is performed and given out as the correct byte.

Note: Un-programmed bits in the OTP are '1'.

6.2.3 Memory Read Protection

Clearing the MEM_LOCK_DIS bits in Configuration register 2 activates the memory readout protection mechanism. Once set, the contents of the OTP and the SRAM (if executing from it) cannot be read out anymore, thus securing your intellectual property from unauthorized access. MEMLOCK gets active earliest after it has been written to the OTP and the chip has got a power-on reset.

PCapØ2A



6.3 Getting started

For principal operation PCapØ2 needs two things:

- Configuration
- Firmware

When working the first time with the chip the OTP is blank. There is no firmware in the chip and the chip is not configured. First, the configuration registers have to be set correctly. Then, as a starting point, the standard firmware (PCapØ2_standard.hex) should be written to the SRAM. With this firmware the chip works as simple CDC that provides pure capacitance ratios and resistance ratios.

Once a custom specific firmware is written and approved, this firmware can be written into the OTP, together with the configuration. Then, after a power-on reset, the firmware and configuration can be loaded automatically and the chip is ready for measurement, even in stand-alone operation.

6.3.1 Using the Standard Firmware

- 3. 'h90 00 00 00 7A C0 CF FF F0 D2 43 7A D0 34 62 63 00 65 7A C4 D1 43 7A D0 33 AB 47 42 5C 48 ... 6A C9 7A C0 C0 C0 C9 D2 43 7A DD 44 6A F2 44 6A F3 44 7A ; Write SRAM, PCapØ2_standard.hex firmware
- 4. 'hC0 4D 01 ; Write configuration, Enable converter: RunBit = 1
- 5. 'h8A ; Send partial reset
- 6. 'h8C ; Start measurement
- 7. 'h40 24 00 00 00 ; Read status, addresses 24, 25, 26
- 8. 'h40 03 00 00 00 ; Read Res1, addresses 3, 4, 5. Res1 is expected to be in the range of 2,000,000 or 'h2000XX if the two capacitors are of same size. Res1 has the format of a fixed point number with 3 integer digits and 21 fractional digits. So, dividing the 2,000,000 by 2²¹ gives a factor of about 1 for the ratio C1/C0.





7 Miscellaneous

7.1 Bug Report

7.1.1 Port Pattern

Description:

With parameter C_PORT_PAT = 1 the order of the measured ports will be reversed after each sequence. This does not work in combination with PCapØ2 mode & conversion timer & AVRG != 0.

Workaround:

Don't use the critical combination of parameters.

7.2 I²C Bug with POR directly after rd/wr OTP/SRAM

Description:

The bug refers to configurations that combine autoboot == 1 && DSP_SRAM == 1 && I2C_EN == 1. If a power-on reset is sent directly after a write to OTP or write to SRAM had been sent then all data will be manipulated when being copied from OTP to SRAM. They will be set to data = data or 'h1O. This does not happen in SPI communication mode.

The error behavior is not critical in stand-alone applications because in such applications there is no write access to OTP or SRAM.

Workaround:

Before sending the POR command send a "read from OTP" command.

7.3 Limitation of Parameter 2

Description:

Under certain circumstances, a '1' in bit 23 of Parameter2 causes that no results can be read out.

Workaround:

Don't use the highest bit of register 58[7], (Parameter2[23]), but set it to 'O'.



7.4 History

- 22.08.2012 First draft version
- 11.10.2012 release version v0.2 including bug report
- 19.01.2013 Version 1.0 for final silicon PCapØ2A
- 05.02.2013 Section 5, Reg 2, 7, 33, 34 description and settings
- 14.02.2013 Section 1, 2.2.2 buffer capacitors. 5.4 Low battery detection, 2.6.4
- 16.07.2013 New section 2.4 Internal RC-Oscillator; 7.3 Limitation of Parameter2 section 4.6 GPIO table expanded
- 06.12.2013 section 6.3.1 corrected RunBit register address (reg. 77 = 'h4D)
- 13.03.2014 Section 3.4.4 RDC Trigger
- 19.05.2014 Section 2.2.4 Temperature-dependent Gain and Offset error
- 29.05.2014 New section 2.4 Oscillators, internal and external

PCapØ2A







acam-messelectronic gmbh
Friedrich-List-Straße 4
76297 Stutensee-Blankenloch
Germany
Phone +49 7244 7419 - 0
Fax +49 7244 7419 - 29
E-Mail support@acam.de

www.acam.de